with synchronous operation

Industry

CPC
H03K3/356095

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

HELECTRICITY H03Electronic circuits H03KPULSE TECHNIQUE H03K3/00Circuits for generating electric pulses Monostable, bistable or multistable circuits

Current Industry

H03K3/356095with synchronous operation

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Memory device deserializer circuit with a reduced form factor
- Patent number 12,073,918
- Issue date Aug 27, 2024
- Micron Technology, Inc.
- Guan Wang
- G11 - INFORMATION STORAGE
Information Patent Grant
High-performance flip-flops having low clock load and embedded leve...
- Patent number 11,962,303
- Issue date Apr 16, 2024
- Steve Dao
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Memory device deserializer circuit with a reduced form factor
- Patent number 11,594,268
- Issue date Feb 28, 2023
- Micron Technology, Inc.
- Guan Wang
- G11 - INFORMATION STORAGE
Information Patent Grant
Serializer and semiconductor system including the same
- Patent number 10,644,722
- Issue date May 5, 2020
- SK Hynix Inc.
- Young-Hoon Kim
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Transceiver methods and systems with pulse generator based on a boo...
- Patent number 10,439,600
- Issue date Oct 8, 2019
- Semiconductor Components Industries, LLC
- Jean-Paul Eggermont
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Latch circuit and display device using the latch circuit
- Patent number 8,994,704
- Issue date Mar 31, 2015
- Pixtronix, Inc.
- Toshio Miyazawa
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Digital logic circuit, shift register and active matrix device
- Patent number 8,107,587
- Issue date Jan 31, 2012
- Sharp Kabushiki Kaisha
- Patrick Zebedee
- G11 - INFORMATION STORAGE
Information Patent Grant
Partially gated mux-latch keeper
- Patent number 7,436,220
- Issue date Oct 14, 2008
- Intel Corporation
- Kumar A Anshumali
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
High-speed large output amplitude voltage level shifting circuit
- Patent number 5,471,149
- Issue date Nov 28, 1995
- Sony Corporation
- Hideki Usuki
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Comparator circuit
- Patent number 5,287,015
- Issue date Feb 15, 1994
- Advanced Micro Devices, Inc.
- Miki Z. Moyal
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Flip-flop circuit with decreased time required from take in of data...
- Patent number 5,200,649
- Issue date Apr 6, 1993
- Sumitomo Electric Industries, Ltd.
- Jiro Fukui
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Broadband signal switching equipment
- Patent number 4,897,645
- Issue date Jan 30, 1990
- Siemens Aktiengesellschaft
- Ruediger Hofmann
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
NMOS data storage cell for clocked shift register applications
- Patent number 4,825,409
- Issue date Apr 25, 1989
- Wang Laboratories, Inc.
- Jeffrey M. Bessolo
- G11 - INFORMATION STORAGE
Information Patent Grant
Low 1/f noise amplifier for CCD imagers
- Patent number 4,814,648
- Issue date Mar 21, 1989
- Texas Instruments Incorporated
- Jaroslav Hynecek
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
Semiconductor memory device having initialization transistor
- Patent number 4,777,623
- Issue date Oct 11, 1988
- Mitsubishi Denki Kabushiki Kaisha
- Yukihiko Shimazu
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
High performance dynamic sense amplifier with voltage boost for row...
- Patent number 4,748,349
- Issue date May 31, 1988
- Texas Instruments Incorporated
- Joseph C. McAlexander
- G11 - INFORMATION STORAGE
Information Patent Grant
Sense amplifier circuit
- Patent number 4,743,784
- Issue date May 10, 1988
- NEC Corporation
- Takashi Obara
- G11 - INFORMATION STORAGE
Information Patent Grant
Active pull-up circuit controlled by a single pull-up clock signal
- Patent number 4,692,642
- Issue date Sep 8, 1987
- NEC Corporation
- Yukio Fukuzo
- G11 - INFORMATION STORAGE
Information Patent Grant
Sampling comparator circuit for processing a differential input
- Patent number 4,542,308
- Issue date Sep 17, 1985
- Advanced Micro Devices, Inc.
- John M. Wincn
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Voltage comparator
- Patent number 4,539,495
- Issue date Sep 3, 1985
- General Electric Company
- Michael J. Demler
- G11 - INFORMATION STORAGE
Information Patent Grant
Sense and refresh amplifier circuit
- Patent number 4,508,980
- Issue date Apr 2, 1985
- Signetics Corporation
- Deepraj S. Puar
- G11 - INFORMATION STORAGE
Information Patent Grant
Sense amplification scheme for random access memory
- Patent number 4,421,996
- Issue date Dec 20, 1983
- Advanced Micro Devices, Inc.
- Patrick T. Chuang
- G11 - INFORMATION STORAGE
Information Patent Grant
Buffer circuits
- Patent number 4,417,163
- Issue date Nov 22, 1983
- Oki Electric Industry Co., Ltd.
- Yoshio Otsuki
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
High performance dynamic sense amplifier with active loads
- Patent number 4,370,575
- Issue date Jan 25, 1983
- Texas Instruments Incorporated
- Joseph C. McAlexander
- G11 - INFORMATION STORAGE
Information Patent Grant
Reset circuit
- Patent number 4,336,465
- Issue date Jun 22, 1982
- Fujitsu Limited
- Masao Nakano
- G11 - INFORMATION STORAGE
Information Patent Grant
Sense amplifier with dual parallel driver transistors in MOS random...
- Patent number 4,286,178
- Issue date Aug 25, 1981
- Texas Instruments Incorporated
- G. R. Mohan Rao
- G11 - INFORMATION STORAGE
Information Patent Grant
Dynamic output buffer
- Patent number 4,250,412
- Issue date Feb 10, 1981
- Motorola, Inc.
- Roger I. Kung
- G11 - INFORMATION STORAGE
Information Patent Grant
High-performance address buffer for random-access memory
- Patent number 4,214,175
- Issue date Jul 22, 1980
- Fairchild Camera and Instrument Corporation
- John Y. Chan
- G11 - INFORMATION STORAGE
Information Patent Grant
Dynamic sense-refresh detector amplifier
- Patent number 4,162,416
- Issue date Jul 24, 1979
- Bell Telephone Laboratories, Incorporated
- David Beecham
- G11 - INFORMATION STORAGE
Information Patent Grant
Differential amplifier circuit
- Patent number 4,150,311
- Issue date Apr 17, 1979
- Nippon Electric Co., Ltd.
- Zensuke Matsuda
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
AUTOMATIC CLOCK RATE SYNCHRONIZATION FOR 1-WIRE RADIO FREQUENCY FRO...
- Publication number 20250062758
- Publication date Feb 20, 2025
- QUALCOMM Incorporated
- Lalan Jee MISHRA
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
MEMORY DEVICE DESERIALIZER CIRCUIT WITH A REDUCED FORM FACTOR
- Publication number 20230162770
- Publication date May 25, 2023
- Micron Technology, Inc.
- Guan Wang
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE DESERIALIZER CIRCUIT WITH A REDUCED FORM FACTOR
- Publication number 20220392502
- Publication date Dec 8, 2022
- Micron Technology, Inc.
- Guan Wang
- G11 - INFORMATION STORAGE
Information Patent Application
TRANSCEIVER METHODS AND SYSTEMS WITH PULSE GENERATOR BASED ON A BOO...
- Publication number 20190334511
- Publication date Oct 31, 2019
- Semiconductor Components Industries, LLC
- Jean-Paul Eggermont
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
RECEIVER CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT
- Publication number 20160065189
- Publication date Mar 3, 2016
- SOCIONEXT INC.
- Masahiro KUDO
- G11 - INFORMATION STORAGE
Information Patent Application
LATCH CIRCUIT AND DISPLAY DEVICE USING THE LATCH CIRCUIT
- Publication number 20120287101
- Publication date Nov 15, 2012
- Hitachi Displays, Ltd.
- Toshio Miyazawa
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
DIGITAL LOGIC CIRCUIT, SHIFT REGISTER AND ACTIVE MATRIX DEVICE
- Publication number 20110033022
- Publication date Feb 10, 2011
- Patrick Zebedee
- G09 - EDUCATION CRYPTOGRAPHY DISPLAY ADVERTISING SEALS
Information Patent Application
Partially gated mux-latch keeper
- Publication number 20070240094
- Publication date Oct 11, 2007
- Kumar A. Anshumali
- H03 - BASIC ELECTRONIC CIRCUITRY

with synchronous operation

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Memory device deserializer circuit with a reduced form factor

High-performance flip-flops having low clock load and embedded leve...

Memory device deserializer circuit with a reduced form factor

Serializer and semiconductor system including the same

Transceiver methods and systems with pulse generator based on a boo...

Latch circuit and display device using the latch circuit

Digital logic circuit, shift register and active matrix device

Partially gated mux-latch keeper

High-speed large output amplitude voltage level shifting circuit

Comparator circuit

Flip-flop circuit with decreased time required from take in of data...

Broadband signal switching equipment

NMOS data storage cell for clocked shift register applications

Low 1/f noise amplifier for CCD imagers

Semiconductor memory device having initialization transistor

High performance dynamic sense amplifier with voltage boost for row...

Sense amplifier circuit

Active pull-up circuit controlled by a single pull-up clock signal

Sampling comparator circuit for processing a differential input

Voltage comparator

Sense and refresh amplifier circuit

Sense amplification scheme for random access memory

Buffer circuits

High performance dynamic sense amplifier with active loads

Reset circuit

Sense amplifier with dual parallel driver transistors in MOS random...

Dynamic output buffer

High-performance address buffer for random-access memory

Dynamic sense-refresh detector amplifier

Differential amplifier circuit

Patents Applicationslast 30 patents

AUTOMATIC CLOCK RATE SYNCHRONIZATION FOR 1-WIRE RADIO FREQUENCY FRO...

MEMORY DEVICE DESERIALIZER CIRCUIT WITH A REDUCED FORM FACTOR

MEMORY DEVICE DESERIALIZER CIRCUIT WITH A REDUCED FORM FACTOR

TRANSCEIVER METHODS AND SYSTEMS WITH PULSE GENERATOR BASED ON A BOO...

RECEIVER CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT

LATCH CIRCUIT AND DISPLAY DEVICE USING THE LATCH CIRCUIT

DIGITAL LOGIC CIRCUIT, SHIFT REGISTER AND ACTIVE MATRIX DEVICE

Partially gated mux-latch keeper