Claims
- 1. A method of laminating multiple layer pairs and bond-plys to form a multilayer interconnect comprising:providing a plurality of dielectric layers to be laminated, wherein at least two of the dielectric layers have different thermal coefficients of expansion and wherein the layers including a plurality of registration holes; determining the thermal coefficient of expansion (TCE) of each of the dielectric layers; providing an alignment plate having tooling pins with a diameter larger than the diameters of the registration holes and having approximately a TCE that differs from the average TCE of the dielectric layers by less than 2 ppm/° C.; and stacking the plurality of layers onto the alignment plate.
- 2. The method of claim 1 wherein the dielectric layers comprise polyimide.
- 3. The method of claim 1 wherein the provided alignment plate comprises a metal or a metal alloy.
- 4. The method of claim 1 wherein stacking the plurality of layers onto the alignment plate comprises positioning a release sheet between the alignment plate and the nearest adjacent layer to be stacked.
- 5. The method of claim 3, wherein the metal or the metal alloy comprises copper.
Parent Case Info
This application is a divisional of allowed application Ser. No. 09/512,971, filed Feb. 24, 2000, U.S. Pat. No. 6,560,844.
US Referenced Citations (18)
Foreign Referenced Citations (10)
Number |
Date |
Country |
2444698 |
Apr 1976 |
DE |
24 44 698 |
Apr 1976 |
DE |
3522703 |
Jan 1987 |
DE |
41 16 543 |
Nov 1992 |
DE |
4116543 |
Nov 1992 |
DE |
670779 |
Feb 1998 |
EP |
62082025 |
Apr 1987 |
JP |
04097595 |
Mar 1992 |
JP |
08186376 |
Jul 1996 |
JP |
2000340898 |
Dec 2000 |
JP |
Non-Patent Literature Citations (2)
Entry |
IBM Technical Disclosure Bulletin, “Pedestal Pin Registration System for Multi-Layer Lamination” dated Jan. 1989 pp. 141-142. |
PCT Intenational Search Report. |