Apparatus for sawing wafers employing multiple indexing techniques for multiple die dimensions

Abstract
A semiconductor wafer saw and method of using the same for dicing semiconductor wafers are disclosed comprising a wafer saw including variable lateral indexing capabilities and multiple blades. The wafer saw, because of its variable indexing capabilities, can dice wafers having a plurality of differently sized semiconductor devices thereon into their respective discrete components. In addition, the wafer saw with its multiple blades, some of which may be independently laterally or vertically movable relative to other blades, can more efficiently dice silicon wafers into individual semiconductor devices.
Description




BACKGROUND OF THE INVENTION




1. Field of the Invention




This invention relates generally to a method and apparatus for sawing semiconductor substrates such as wafers and, more specifically, to a wafer saw and a method of using the same employing multiple indexing techniques and multiple blades for more efficient sawing and for sawing multiple die sizes and shapes from a single semiconductor wafer.




2. State of the Art




An individual integrated circuit or chip is usually formed from a larger structure known as a semiconductor wafer, which is usually comprised primarily of silicon, although other materials such as gallium arsenide and indium phosphide are also sometimes used. Each semiconductor wafer has a plurality of integrated circuits arranged in rows and columns with the periphery of each integrated circuit being rectangular. Typically, the wafer is sawn or “diced” into rectangularly shaped discrete integrated circuits along two mutually perpendicular sets of parallel lines or streets lying between each of the rows and columns thereof. Hence, the separated or singulated integrated circuits are commonly referred to as dice.




One exemplary wafer saw includes a rotating dicing blade mounted to an aluminum hub and attached to a rotating spindle, the spindle being connected to a motor. Cutting action of the blade may be effected by diamond particles bonded thereto, or a traditional “toothed” type blade may be employed. Many rotating wafer saw blade structures are known in the art. The present invention is applicable to any saw blade construction, so further structures will not be described herein.




Because semiconductor wafers in the art usually contain a plurality of substantially identical integrated circuits arranged in rows and columns, two sets of mutually parallel streets extending perpendicular to each other over substantially the entire surface of the wafer are formed between each discrete integrated circuit and are sized to allow passage of a wafer saw blade between adjacent integrated circuits without affecting any of their internal circuitry. A typical wafer sawing operation includes attaching the semiconductor wafer to a wafer saw carrier, mechanically, adhesively or otherwise, as known in the art, and mounting the wafer saw carrier on the table of the wafer saw. A blade of the wafer saw is passed through the surface of the semiconductor wafer by moving either the blade relative to the wafer or the table of the saw and the wafer relative to a stationary blade, or a combination of both. To dice the wafer, the blade cuts precisely along each street, returning back over (but not in contact with) the wafer while the wafer is laterally indexed to the next cutting location. Once all cuts associated with mutually parallel streets having one orientation are complete, either the blade is rotated 90° relative to the wafer or the wafer is rotated 90°, and cuts are made through streets in a direction perpendicular to the initial direction of cut. Since each integrated circuit on a conventional wafer has the same size and rectangular configuration, each pass of the wafer saw blade is incrementally indexed one unit (a unit being equal to the distance from one street to the next) in a particular orientation of the wafer. As such, the wafer saw and the software controlling it are designed to provide uniform and precise indexing in fixed increments across the surface of a wafer.




It may, however, be desirable to design and fabricate a semiconductor wafer having various integrated circuits and other semiconductor devices thereon, each of which may be of a different size. For example, in radio-frequency ID (RFID) applications, a battery, chip and antenna could be incorporated into the same wafer such that all semiconductor devices of an RFID electronic device are fabricated from a single semiconductor wafer. Alternatively, memory dice of different capacities, for example, 4, 16 and 64 megabyte DRAMs, might be fabricated on a single wafer to maximize the use of silicon “real estate” and reduce thiefage or waste of material near the periphery of the almost-circular (but for the flat) wafer. Such semiconductor wafers, in order to be diced, however, would require modifications to and/or replacement of existing wafer saw hardware and software.




SUMMARY OF THE INVENTION




Accordingly, an apparatus and method for sawing semiconductor wafers, including wafers having a plurality of semiconductor devices of different sizes and/or shapes therein, are provided. In particular, the present invention provides a wafer saw and method of using the same, capable of “multiple indexing” of a wafer saw blade or blades to provide the desired cutting capabilities. As used herein, the term “multiple indexing” contemplates and encompasses both the lateral indexing of a saw blade at multiples of a fixed interval and at varying intervals which may not comprise exact multiples of one another. Thus, for conventional wafer configurations containing a number of equally sized integrated circuits, the wafer saw and method herein can substantially simultaneously saw the wafers with multiple blades and, therefore, cut more quickly than single blade wafer saws known in the art. Moreover, for wafers having a plurality of differently sized or shaped integrated circuits, the apparatus and method herein provide a multiple indexing capability to cut nonuniform dice from the same wafer.




In a preferred embodiment, a single-blade, multi-indexing saw is provided for cutting a wafer containing variously configured integrated circuits. By providing multiple-indexing capabilities, the wafer saw can sever the wafer into differently sized dice corresponding to the configuration of the integrated circuits contained thereon.




In another preferred embodiment, a wafer saw is provided having at least two wafer saw blades spaced a lateral distance from one another and having their centers of rotation in substantial parallel mutual alignment. The blades are preferably spaced apart a distance equal to the distance between adjacent streets on the wafer in question. With such a saw configuration, multiple parallel cuts through the wafer can be made substantially simultaneously, thus essentially increasing the speed of cutting a wafer by the number of blades utilized in tandem. Because of the small size of the individual integrated circuits and the correspondingly small distances between adjacent streets on the wafer, it may be desirable to space the blades of the wafer saw more than one street apart. For example, if the blades of a two-blade saw are spaced two streets apart, a first pass of the blades would cut the first and third laterally separated streets. A second pass of the blades through the wafer would cut through the second and fourth streets. The blades would then be indexed to cut through the fifth and seventh streets, then sixth and eighth, and so on.




In another preferred embodiment, at least one blade of a multi-blade saw is independently raisable relative to the other blade or blades when only a single cut is desired on a particular pass of the carriage. Such a saw configuration has special utility where the blades are spaced close enough to cut in parallel on either side of larger integrated circuits, but use single blade capability for dicing any smaller integrated circuits. For example, a first pass of the blades of a two-blade saw could cut a first set of adjacent streets defining a column of larger integrated circuits of the wafer. One blade could then be independently raised or elevated to effect a subsequent pass of the remaining blade cutting along a street that may be too laterally close to an adjacent street to allow both blades to cut simultaneously, or that merely defines a single column of narrower dice. This feature would also permit parallel scribing of the surface of the wafer to mutually isolate conductors from, for example, tie bars or other common links required during fabrication, with subsequent passage by a single blade indexed to track between the scribe lines to completely sever or singulate the adjacent portions of the wafer.




In yet another preferred embodiment, at least one blade of a multi-blade saw is independently laterally translatable relative to the other blade or blades. Thus, in a two-blade saw, for example, the blades could be laterally adjusted between consecutive saw passes of the sawing operation to accommodate different widths between streets. It should be noted that this preferred embodiment could be combined with other embodiments herein to provide a wafer saw that has blades that are both laterally translatable and independently raisable, or one translatable and one raisable, as desired.











BRIEF DESCRIPTION OF THE DRAWINGS





FIG. 1

is a schematic side view of a first preferred embodiment of a wafer saw in accordance with the present invention;





FIG. 2

is a schematic front view of the wafer saw illustrated in

FIG. 1

;





FIG. 3

is a schematic front view of a second embodiment of a wafer saw in accordance with the present invention;





FIG. 4

is a schematic view of a first prior art silicon semiconductor wafer having a conventional configuration to be diced with the wafer saw of the present invention;





FIG. 5

is a schematic view of a second silicon semiconductor wafer having variously sized semiconductor devices therein to be diced with the wafer saw of the present invention;





FIG. 6

is a schematic front view of a third embodiment of a wafer saw in accordance with the present invention;





FIG. 7

is a schematic view of a third silicon semiconductor wafer having variously sized semiconductor devices therein to be diced with the wafer saw of the present invention;





FIG. 8

is a top elevation of a portion of a semiconductor substrate bearing conductive traces connected by tie bars; and





FIG. 9

is a top elevation of a portion of a semiconductor substrate bearing three different types of components formed thereon.











DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS




As illustrated in

FIGS. 1 and 2

, an exemplary wafer saw


10


according to the invention is comprised of a base


12


to which extension arms


14


and


15


suspended by support


16


are attached. A wafer saw blade


18


is attached to a spindle or hub


20


which is rotatably attached to the extension arm


15


. The wafer saw blade


18


may be secured to the hub


20


and extension arm


15


by a threaded nut


21


or other means of attachment known in the art. The wafer saw


10


also includes a translatable wafer table


22


movably attached in both X and Y directions (as indicated by arrows in

FIGS. 1 and 2

) to the base


12


. Alternatively, wafer saw blade


18


may be translatable relative to the wafer table


22


to achieve the same relative X-Y movement of the wafer saw blade


18


to the wafer table


22


. A silicon wafer


24


to be scribed or sawed may be securely mounted to the wafer table


22


. As used herein, the term “saw” includes scribing of a wafer, the resulting scribe line


26


not completely extending through the wafer substrate. Further, the term “wafer” includes traditional full semiconductor wafers of silicon, gallium arsenide, or indium phosphide and other semiconductor materials, partial wafers, and equivalent structures known in the art wherein a semiconductor material table or substrate is present. For example, so-called silicon-on-insulator, or “SOI,” structures, wherein silicon is carried on a glass, ceramic or sapphire (“SOS”) base, or other such structures as known in the art, are encompassed by the term “wafer” as used herein. Likewise, “semiconductor substrate” may be used to identify wafers and other structures to be singulated into smaller elements.




The wafer saw


10


is capable of lateral multi-indexing of the wafer table


22


or wafer saw blade


18


or, in other words, translatable, from side-to-side in FIG.


2


and into and out of the plane of the page in

FIG. 1

, various nonuniform distances. As noted before, such nonuniform distances may be mere multiples of a unit distance, or may comprise unrelated varying distances, as desired. Accordingly, a wafer


24


having variously sized integrated circuits or other devices or components therein may be sectioned or diced into its nonuniformly sized components by the multi-indexing wafer saw


10


. In addition, as previously alluded, the wafer saw


10


may be used to create scribe lines or cuts


26


that do not extend through the wafer


24


. The wafer


24


can then subsequently be diced by other methods known in the art or sawed completely through after the wafer saw blade


18


has been lowered to traverse the wafer to its full depth or thickness.




Before proceeding further, it will be understood and appreciated that design and fabrication of a wafer saw according to the invention having the previously referenced, multi-indexing capabilities, independent lateral blade translation and independent blade raising or elevation are within the ability of one of ordinary skill in the art and that, likewise, the control of such a device to effect the multiple-indexing (whether in units of fixed increments or otherwise), lateral blade translation and blade elevation may be effected by suitable programming of the software-controlled operating system, as known in the art. Accordingly, no further description of hardware components or of a control system to effectuate operation of the apparatus of the invention is necessary.




Referring now to

FIG. 3

, another illustrated embodiment of a wafer saw


30


is shown having two laterally spaced blades


32


and


34


with their centers of rotation in substantial parallel alignment transverse to the planes of the blades. For a conventional, substantially circular silicon semiconductor wafer


40


(flat omitted), as illustrated in

FIG. 4

, having a plurality of similarly configured integrated circuits


42


arranged in evenly spaced rows and columns, the blades can be spaced a distance D substantially equal to the distance between adjacent streets


44


defining the space between each integrated circuit


42


. In addition, if the streets


44


of wafer


40


are too closely spaced for side-by-side blades


32


and


34


to cut along adjacent streets, the blades


32


and


34


can be spaced a distance D substantially equal to the distance between two or more streets. For example, a first pass of the blades


32


and


34


could cut along streets


44




a


and


44




c


and a second pass along streets


44




b


and


44




d


. The blades could then be indexed to cut the next series of streets and the process repeated for streets


44




e


,


44




f


,


44




g


, and


44




h


. If, however, the integrated circuits of a wafer


52


have various sizes, such as integrated circuits


50


and


51


, as illustrated in

FIG. 5

, at least one blade


34


is laterally translatable relative to the other blade


32


to cut along the streets, such as street


56


, separating the variously sized integrated circuits


50


,


51


. The blade


34


may be variously translatable by a stepper motor


36


having a lead screw


38


(

FIG. 3

) or by other devices known in the art, such as high precision gearing in combination with an electric motor or hydraulics or other suitable mechanical drive and control assemblies. For a wafer


52


, the integrated circuits, such as integrated circuits


50


and


51


, may be diced by setting the blades


32


and


34


to simultaneously cut along streets


56


and


57


, indexing the blades, setting them to a wider lateral spread and cutting along streets


58


and


59


, indexing the blades while monitoring the same lateral spread or separation and cutting along streets


60


and


61


, and then narrowing the blade spacing and indexing the blades and cutting along streets


62


and


63


. The wafer


52


could then be rotated 90° and the blade separation and indexing process repeated for streets


64


and


65


, streets


66


and


67


, and streets


68


and


69


.




As illustrated in

FIG. 6

, a wafer saw


70


according to the present invention is shown having two blades


72


and


74


, one of which is independently raisable (as indicated by an arrow) relative to the other. As used herein, the term “raisable” includes vertical translation either up or down. Such a configuration may be beneficial for situations where the distance between adjacent streets is less than the minimum lateral achievable distance between blades


72


and


74


, or only a single column of narrow dice is to be cut, such as at the edge of a wafer. Thus, when cutting a wafer


80


, as better illustrated in

FIG. 7

, the two blades


72


and


74


can make a first pass along streets


82


and


83


. One blade


72


can then be raised, the wafer


80


indexed relative to the unraised blade


74


and a second pass performed along street


84


only. Blade


72


can then be lowered and the wafer


80


indexed for cutting along streets


85


and


86


. The process can be repeated for streets


87


(single-blade pass),


88


, and


89


(double-blade pass). The elevation mechanism


76


for blade


72


may comprise a stepper motor, a precision-geared hydraulic or electric mechanism, a pivotable arm which is electrically, hydraulically or pneumatically powered, or other means well known in the art.




Finally, it may be desirable to combine the lateral translation feature of the embodiment of the wafer saw


30


illustrated in

FIG. 3

with the independent blade raising feature of the wafer saw


70


of FIG.


6


. Such a wafer saw could use a single blade to cut along streets that are too closely spaced for dual-blade cutting or in other suitable situations, and use both blades to cut along variously spaced streets where the lateral distance between adjacent streets is sufficient for both blades to be engaged.




It will be appreciated by those skilled in the art that the embodiments herein described while illustrating certain embodiments are not intended to so limit the invention or the scope of the appended claims. More specifically, this invention, while being described with reference to semiconductor wafers containing integrated circuits or other semiconductor devices, has equal utility to any type of substrate to be scribed or singulated. For example, fabrication of test inserts or chip carriers formed from a silicon (or other semiconductor) wafer and used to make temporary or permanent chip-to-wafer, chip-to-chip and chip-to-carrier interconnections and that are cut into individual or groups of inserts, as described in U.S. Pat. Nos. 5,326,428 and 4,937,653, may benefit from the multi-indexing method and apparatus described herein.




For example, illustrated in

FIG. 8

, a semiconductor substrate


100


may have traces


102


formed thereon by electrodeposition techniques that require connection of a plurality of traces


102


through a tie bar


104


. A two-blade saw in accordance with the present invention may be employed to simultaneously scribe substrate


100


along parallel lines


106


and


108


flanking a street


110


in order to sever tie bars


104


of adjacent substrate segments


112


from their associated traces


102


. Following such severance, the two columns of adjacent substrate segments


112


(corresponding to what would be termed “dice” if integrated circuits were formed thereon) are completely severed along street


110


after the two-blade saw is indexed for alignment of one blade therewith, and the other blade raised out of contact with substrate


100


. Subsequently, when either the saw or the substrate carrier is rotated 90°, singulation of the segments


112


is completed along mutually parallel streets


114


. Thus, substrate segments


112


for test or packaging purposes may be fabricated more efficiently in the same manner as dice and in the same sizes and shapes.




Further, and as previously noted, RFID modules may be more easily fabricated when all components of a module are formed on a single wafer and retrieved therefrom for placement on a carrier substrate providing mechanical support and electrical interconnection between components.




As shown in

FIG. 9

, a portion of a substrate


200


is depicted with three adjacent columns of varying-width segments, the three widths of segments illustrating batteries


202


, chips


204


and antennas


206


of an RFID device. With all of the RFID components formed on a single substrate


200


, an RFID module may be assembled by a single pick-and-place apparatus at a single work station. Thus, complete modules may be assembled without transfer of partially assembled modules from one station to the next to add components. Of course, this approach may be employed to any module assembly wherein all of the components are capable of being fabricated on a single semiconductor substrate. Fabrication of different components by semiconductor device fabrication techniques known in the art is within the ability of those of ordinary skill in the art and, therefore, no detailed explanation of the fabrication process leading to the presence of different components on a common wafer or other substrate is necessary. Masking of semiconductor device elements not involved in a particular process step is widely practiced and so similar isolation of entire components is also easily effected to protect the elements of a component until the next process step with which it is involved.




Further, the present invention has particular applicability to the fabrication of custom or nonstandard ICs or other components, wherein a capability for rapid and easy die size and shape adjustment on a wafer-by-wafer basis is highly beneficial and cost-effective. Those skilled in the art will also understand that various combinations of the preferred embodiments could be made without departing from the spirit of the invention. For example, it may be desirable to have at least one blade of the independently laterally translatable blade configuration be independently raisable relative to the other blade or blades, or a single blade may be both translatable and raisable relative to one or more other blades and to the target wafer. In addition, while, for purposes of simplicity, some of the preferred embodiments of the wafer saw are illustrated as having two blades, those skilled in the art will appreciate that the scopes of the invention and appended claims are intended to cover wafer saws having more or less than two blades. Thus, while certain representative embodiments and details have been shown for purposes of illustrating the invention, it will be apparent to those skilled in the art that various changes in the invention disclosed herein may be made without departing from the scope of the invention, which is defined in the appended claims.



Claims
  • 1. A semiconductor substrate singulation saw, comprising:a substrate support, said substrate support including a substantially planar surface; and at least two substantially parallel saw blades having respective centers of rotation along a substantially common axis when in a cutting position and supported above said substrate support so as to cut into a semiconductor substrate positioned thereon without intersecting a plane defined by said substantially planar surface, at least one blade of said at least two substantially parallel saw blades being laterally translatable relative to at least one other of said at least two substantially parallel saw blades.
  • 2. The semiconductor substrate singulation saw of claim 1, wherein said at least one blade is raisable relative to another of said at least two substantially parallel saw blades.
  • 3. The semiconductor substrate singulation saw of claim 1, wherein said at least two substantially parallel saw blades are independently rotatable relative to one another.
  • 4. The semiconductor substrate singulation saw of claim 1, wherein said substrate support is translatable in at least one direction relative to said at least two substantially parallel saw blades.
  • 5. The semiconductor substrate singulation saw of claim 1, wherein said at least two substantially parallel saw blades are translatable in at least one horizontal direction relative to said substrate support.
  • 6. The semiconductor substrate singulation saw of claim 1, wherein said at least one blade is laterally translatable substantially perpendicular relative to substantially parallel paths to be cut into said semiconductor substrate by said at least two substantially parallel saw blades.
  • 7. An apparatus for singulating a semiconductor substrate, comprising:a substrate support; and at least two substantially parallel saw blades positioned above said substrate support, at least one of said substrate support and said at least two substantially parallel saw blades being laterally translatable relative to the other, at least one of said at least two substantially parallel saw blades being laterally translatable relative to another of said at least two substantially parallel saw blades, said at least two substantially parallel saw blades having respective centers of rotation along a substantially common axis when in a cutting position.
  • 8. The apparatus of claim 7, wherein at least one of said at least two substantially parallel saw blades is raisable with respect to another of said at least two substantially parallel saw blades.
  • 9. The apparatus of claim 7, wherein said substrate support comprises a substantially planar surface.
  • 10. The apparatus of claim 9, wherein each of said at least two substantially parallel saw blades is oriented so as to cut into a semiconductor substrate positioned on said substantially planar surface without intersecting a plane of said substantially planar surface.
  • 11. The apparatus of claim 7, wherein at least one of said at least two substantially parallel saw blades is independently rotatable relative to another of said at least two substantially parallel saw blades.
  • 12. The apparatus of claim 7, wherein said substrate support is translatable in at least one direction relative to said at least two substantially parallel saw blades.
  • 13. The apparatus of claim 7, wherein said at least two substantially parallel saw blades are translatable in at least one direction relative to said substrate support.
  • 14. An apparatus for singulating a semiconductor substrate, comprising:a substrate support; and at least two substantially parallel saw blades positioned above said substrate support, at least one of said substrate support and said at least two substantially parallel saw blades being laterally translatable relative to the other, at least one of said at least two substantially parallel saw blades being independently raisable with respect to another of said at least two substantially parallel saw blades, said at least two substantially parallel saw blades having respective centers of rotation along a substantially common axis when in a cutting position.
  • 15. The apparatus of claim 14, wherein at least one of said at least two substantially parallel saw blades is laterally translatable relative to another of said at least two substantially parallel saw blades.
  • 16. The apparatus of claim 14, wherein said substrate support comprises a substantially planar surface.
  • 17. The apparatus of claim 16, wherein each of said at least two substantially parallel saw blades is oriented so as to cut into a semiconductor substrate positioned on said substantially planar surface without intersecting a plane of said substantially planar surface.
  • 18. The apparatus of claim 14, wherein at least one of said at least two substantially parallel saw blades is independently rotatable relative to another of said at least two substantially parallel saw blades.
  • 19. The apparatus of claim 14, wherein said substrate support is translatable in at least one direction relative to said at least two substantially parallel saw blades.
  • 20. The apparatus of claim 14, wherein said at least two substantially parallel saw blades are translatable in at least one direction relative to said substrate support.
CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation of application Ser. No. 08/747,299, filed Nov. 12, 1996, now U.S. Pat. No. 6,250,192 B1, issued Jun. 26, 2001.

US Referenced Citations (62)
Number Name Date Kind
2762954 Leifer Sep 1956 A
2865082 Gates Dec 1958 A
3664389 Bower May 1972 A
3688815 Ridenour Sep 1972 A
3691707 Von Arx et al. Sep 1972 A
3795164 Schneider Mar 1974 A
3892156 Johnstone Jul 1975 A
3961547 Shainberg et al. Jun 1976 A
4006656 Shinomiya Feb 1977 A
4102227 Simko Jul 1978 A
4138304 Gantley Feb 1979 A
4150912 Gutsche et al. Apr 1979 A
4246595 Noyori et al. Jan 1981 A
4259886 Seid et al. Apr 1981 A
4287256 Demers Sep 1981 A
4287798 Cooper, Jr. et al. Sep 1981 A
4343084 Wilmarth Aug 1982 A
4343662 Gay Aug 1982 A
4356374 Noyori et al. Oct 1982 A
4358978 Lawson Nov 1982 A
4451972 Batinovich Jun 1984 A
4513544 Lossl et al. Apr 1985 A
4633847 Lossl et al. Jan 1987 A
4688540 Ono Aug 1987 A
4705016 Sekiya Nov 1987 A
4804641 Arlt et al. Feb 1989 A
4903437 Kubotera et al. Feb 1990 A
4937653 Blonder et al. Jun 1990 A
4971021 Kubotera et al. Nov 1990 A
4984358 Nelson Jan 1991 A
5046392 Keon et al. Sep 1991 A
5059899 Farnworth et al. Oct 1991 A
5128282 Ormond et al. Jul 1992 A
5259149 Klievoneit et al. Nov 1993 A
5316559 Klievoneit et al. May 1994 A
5319521 Adkins Jun 1994 A
5323150 Tuttle Jun 1994 A
5326428 Farnworth et al. Jul 1994 A
5362681 Roberts, Jr. et al. Nov 1994 A
5373834 Chiuminatta et al. Dec 1994 A
5458034 Cavagna Oct 1995 A
5459340 Anderson et al. Oct 1995 A
5461008 Sutherland et al. Oct 1995 A
5468541 Hsu Nov 1995 A
5521125 Ormond et al. May 1996 A
5570505 Downie et al. Nov 1996 A
5579671 Bowlin Dec 1996 A
5580831 Roman Dec 1996 A
5787174 Tuttle Jul 1998 A
5851845 Wood et al. Dec 1998 A
5907984 Herman, Jr. et al. Jun 1999 A
6087202 Exposito et al. Jul 2000 A
6104291 Beauvillier et al. Aug 2000 A
6117707 Badehi Sep 2000 A
6119675 Akram et al. Sep 2000 A
6130473 Mostafazadeh et al. Oct 2000 A
6155247 Akram et al. Dec 2000 A
6196096 Akram et al. Mar 2001 B1
6250192 Akram et al. Jun 2001 B1
6265963 Wood, Jr. Jul 2001 B1
6268796 Gnadinger et al. Jul 2001 B1
6401580 Akram et al. Jun 2002 B1
Foreign Referenced Citations (2)
Number Date Country
287869 Oct 1915 DE
2810054 Sep 1978 DE
Continuations (1)
Number Date Country
Parent 08/747299 Nov 1996 US
Child 09/862943 US