Claims
- 1. An overlay for verifying correct placement and alignment of at least one targeted component on a circuit board comprising a sheet of static dissipative material, defined by at least one laser-cut cutout at a predetermined location corresponding to a shape and location of the at least one targeted component to be verified.
- 2. The overlay of claim 1, further comprising alignment marks on the sheet of static dissipative material, corresponding to the correct alignment of the at least one targeted component.
- 3. The overlay of claim 1, wherein the sheet of static dissipative material has a surface resistivity between about 106 Ohms and about 1012 Ohms.
- 4. The overlay of claim 1, wherein the sheet of dissipative material comprises a polycarbonate material.
CROSS-REFERENCES TO RELATED APPLICATIONS
This application is a divisional application of U.S. application Ser. No. 09/302,912 filed on Apr. 29, 1999 titled “Method and Apparatus for Verification of Assembled Printed Circuit Boards” which is hereby incorporated by reference. The benefit of 35 U.S.C. 120 is claimed for the above referenced application.
US Referenced Citations (3)
| Number |
Name |
Date |
Kind |
|
4760265 |
Yoshida et al. |
Jul 1988 |
A |
|
5617990 |
Thompson, Sr. |
Apr 1997 |
A |
|
5958628 |
Balz et al. |
Sep 1999 |
A |