T. Buti et al., “A New Asymmetrical Halo Source GOLD Drain (HS-GOLD) Deep Sub-Half-Micrometer n-MOSFET Design for Reliability and Performance,” IEEE Transactions on Electron Devices, vol. 38, No. 8, Aug. 1991, pp. 1757-1764. |
A. Hiroki et al., “A High Performance 0.1um MOSFET with Asymmetric Channel Profile,” International Electron Devices Meeting, Technical Digest, IEDM'95 (1995) 439-442. |
Y. Taur et al., “CMOS Devices below 0.1 um: How High Will Peformance Go?,” International Electron Devices Meeting, Technical Digest, IEDM'97 (1997) 215-218. |
S. Odanaka et al., “Potential Design and Transport Property of 0.1-um MOSFET with Asymmetric Channel Profile,” IEEE Transactions on Electron Devices, vol. 44, No. 44, Apr. 1997, pp. 595-600. |
“Narrow Base Lateral PNP Bipolar Fabrication Using Angle Implant Technique,” IBM Technical Disclosure Bulletin, Dec. 1991, vol. 34, #7B, pp. 130-131. |