Backside illuminated photo-sensitive device with gradated buffer layer

Information

  • Patent Grant
  • 11611005
  • Patent Number
    11,611,005
  • Date Filed
    Friday, August 14, 2020
    3 years ago
  • Date Issued
    Tuesday, March 21, 2023
    a year ago
Abstract
A photo-sensitive device includes a uniform layer, a gradated buffer layer over the uniform layer, a silicon layer over the gradated buffer layer, a photo-sensitive light-sensing region in the uniform layer and the silicon layer, a device layer on the silicon layer, and a carrier wafer bonded to the device layer.
Description
BACKGROUND

Photo-sensitive devices are used in a variety of electronic devices. For example, an array of photo-sensitive devices can be used to form an image sensor array to be used in a digital camera. A photo-sensitive device is typically includes a light-sensing region within a semiconductor material that transfers energy from photons into electrical energy.


The light-sensing region is typically formed into a semiconductor material through an implantation process to form either a p-i-n junction or a p-n junction. The semiconductor material in which the light-sensing region is formed is usually partially made of germanium in addition to silicon. This provides various benefits to the photo-sensitive device.


The efficiency at which the photo-sensitive device operates is affected by the characteristics of the semiconductor material in which the light-sensing region is formed. When using a semiconductor crystal that is made of silicon germanium, there may be defects in the crystal due to the different lattice constants between silicon and germanium. These defects are sometimes referred to as dislocations. These defects adversely affect the efficiency at which the photo-sensitive device operates. Thus, it is desirable to reduce these defects as much as possible.





BRIEF DESCRIPTION OF THE DRAWINGS

Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is emphasized that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.



FIGS. 1A-1E are diagrams showing an illustrative formation of a backside illuminated photo-sensitive device with a gradated buffer layer, according to one example of principles described herein.



FIG. 2A is a diagram showing an illustrative optical grating structure formed into a uniform layer of the photo-sensitive device, according to one example of principles described herein.



FIG. 2B is a diagram showing an illustrative passivation layer formed into a uniform layer of the photo-sensitive device, according to one example of principles described herein.



FIG. 3 is a flowchart showing an illustrative method for forming a backside illuminated photo-sensitive device with a gradated buffer layer, according to one example of principles described herein.





DETAILED DESCRIPTION

It is to be understood that the following disclosure provides many different embodiments, or examples, for implementing different features of the disclosure. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. Moreover, the performance of a first process before a second process in the description that follows may include embodiments in which the second process is performed immediately after the first process, and may also include embodiments in which additional processes may be performed between the first and second processes. Various features may be arbitrarily drawn in different scales for the sake of simplicity and clarity. Furthermore, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact.


Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as being “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the exemplary term “below” can encompass both an orientation of above and below. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.



FIGS. 1A-1E are diagrams showing an illustrative formation of a backside illuminated photo-sensitive device 100 with a gradated buffer layer. According to certain illustrative examples, a sacrificial gradated buffer layer 104 is formed onto a sacrificial substrate 102. These layers are referred to as sacrificial because they will eventually be removed as will be discussed in further detail below.


The sacrificial substrate 102 is made of a semiconductor material such as silicon. The sacrificial substrate 102 is used to support an epitaxial growth process to form the gradated buffer layer 104. An epitaxial process is one in which a semiconductor crystal is grown onto an already existing semiconductor material. The epitaxially grown layer is typically formed through use of a gaseous precursor.


The sacrificial gradated buffer layer 104 is made of a semiconductor material that matches the substrate as well as a secondary material. For example, if the semiconductor substrate is made of silicon, then the sacrificial gradated buffer layer 104 is made of silicon and the secondary material. The secondary material is based on the material in which the layer above the buffer layer 104 will be. For example, if the above layer includes germanium, then the secondary material may be germanium.


The sacrificial gradated buffer layer 104 changes in concentration of the secondary material, which in this example is germanium, as it gets farther from the sacrificial substrate 102. For example, the concentration of germanium at the border of the sacrificial gradated buffer layer 104 and the sacrificial substrate 102 is zero. As the sacrificial gradated buffer layer 104 is grown, the concentration of germanium increases.



FIG. 1A illustrates a doping profile in association with the sacrificial substrate 102 and the sacrificial gradated buffer layer 104. The horizontal axis represents the concentration of the secondary material, which in this case germanium. The vertical axis represents the position in along the depth of the photo-sensitive device 100. As illustrated, the doping profile 106 of the sacrificial gradated buffer layer 104 increases in concentration as it moves farther away from the sacrificial substrate 102.


In one example, the gradient of the gradated buffer layer may be an increase of 10% concentration for every 0.1 micrometers of thickness. In some cases, the change in concentration may be within a range of about 5 to 20 percent change in germanium concentration for every 0.1 micrometers in thickness. The overall thickness of the sacrificial gradated buffer layer 104 may be within a range of about 0.1 to 1.0 micrometers. Thus, if the thickness of an illustrative gradated buffer layer is 0.4 micrometers and the gradient is a 10% change per 0.1 micrometers, then the total germanium concentration at the top of the gradated buffer layer 104 would be approximately 40%.


In some examples, the gradient may be such that it changes from 0% germanium to 100% over the thickness of the layer 104. While the doping profile 106 is illustrated as a linear profile, the doping profile 106 may be non-linear. Various methods of forming the epitaxially grown, gradated buffer layer may be used. For example, to reduce stress, the temperature may be lower than would otherwise be used. For example, the process may be performed at a temperature ranging between about 400 and 700 degrees Celsius.



FIG. 1B is a diagram showing an illustrative formation of a uniform layer 108 on top of the sacrificial gradated buffer layer 104. The uniform layer 108 maintains a steady concentration of throughout its thickness. Thus, the doping profile 110 of the uniform layer 108 manifests as a straight line. The uniform layer 108 may have a thickness within a range of about 0.1-2.0 micrometers.


The uniform layer 108 may be made of a variety of materials. In one example, the uniform layer 108 may be made of Silicon Germanium (SiGe). In one example, the uniform layer may be made of pure germanium. In a further example, the uniform layer may be a semiconductor material having a quantum dot or quantum well matrix formed therein. In some examples, a SiGe epitaxy process can allow in-situ doping of p-type or n-type dopants to reduce induced Silicon crystalline damages and improve CIS performance. These dopants may include Boron, Phosphorous or Carbon. The precursor gases to use such dopants in-situ are respectively B2H6, PH3 and CH3SiH3.


In the example where the uniform layer 108 is made of silicon germanium, the concentration of germanium may match the concentration of germanium at the top of the sacrificial buffer layer 104. Using the example where the concentration of germanium at the top of the layer is 40%, then the uniform layer 108 will maintain a concentration of 40% germanium throughout the thickness of the uniform layer 108.


In the example where the uniform layer 108 is made of pure germanium, the entire uniform layer 108 will be made of pure germanium. In this case, the sacrificial gradated buffer layer 104 may change from 0 to 100% germanium concentration over its thickness. Thus, the germanium concentration at the top of the buffer layer 104 would match the germanium concentration of the uniform layer 108, which in this case is pure germanium.


Forming the sacrificial graded buffer layer 104 in this manner allows the defects and dislocations resulting from forming one type of crystal on another type of crystal to be “trapped” in the buffer layer. Thus, the defects are mostly formed in an area that is ultimately to be removed. If the uniform layer 108 is formed directly onto the silicon substrate with no buffer layer, then defects or dislocation would be more prevalent throughout the entire uniform layer 108. This would adversely affect the efficiency of a photo-sensitive light-sensing region 118 formed into the uniform layer 108.


In some examples, the uniform layer 108 may have quantum dots or a quantum well formed therein. As will be appreciated by those skilled in the relevant art, quantum dots can be formed into semiconductor materials to aid in the efficiency of photo-sensitive devices. Quantum dots are typically between 5 and 50 nm in size. Quantum dots may be defined by lithographically patterned gate electrodes, or by etching on two-dimensional electron gases in semiconductor heterostructures. A quantum dot matrix or quantum well matrix may be formed into either a silicon germanium uniform layer 108 or a pure germanium uniform layer 108.



FIG. 1C is a diagram showing an illustrative formation of a second gradated buffer layer 112. The second gradated buffer layer 112 is a reverse gradient of the sacrificial gradated buffer layer 104. As illustrated, the doping profile 114 of the second gradated buffer layer 112 slopes back down to a concentration of zero.


The bottom of the second gradated buffer layer 112 may match the germanium concentration layer of the uniform layer 108. This concentration will slowly be reduced as the secondary graded buffer layer 112 increases in height. Thus, in the example where the uniform layer 108 is 40% germanium, the concentration of germanium at the bottom of the second gradated buffer layer 112 will be 40%. This concentration will be reduced as the height of the second gradated buffer layer 112 increases. In the example where the uniform layer 108 is 100% germanium, the concentration of germanium at the bottom of the second gradated buffer layer 112 will be 100%. This concentration will also be reduced as the height of the second gradated buffer layer 112 increases.


The doping profile 114 of the second gradated buffer layer 112 does not necessarily have to be a mirror image of the doping profile 106 of the sacrificial gradated buffer layer 104. The doping profile 114 is illustrated as a linear profile. However, the doping profile 114 may also be non-linear. The thickness of the second gradated buffer layer 112 may also be within a range of about 0.01 to 0.5 micrometers.



FIG. 1D is a diagram showing an illustrative formation of a pure semiconductor layer 116 on top of the second gradated buffer layer. The pure semiconductor layer 116 is made of the material other than the secondary material of the second gradated buffer layer 112. For example, if the secondary material is germanium, and the remaining material of the second buffer layer 112 is silicon, then the pure semiconductor layer 116 is also made of silicon. The pure semiconductor layer 116 may have a thickness within a range of about 0.01 to 1.0 micrometers.



FIG. 1D also illustrates the formation of a light-sensing region 118 that extends over the uniform layer 108, the second gradated buffer layer 112, and part of the pure semiconductor layer 116. The light-sensing region 118 may be formed through implantation. The light-sensing region 118 may be a p-n junction or a p-i-n junction. Various other components may be formed into the semiconductor layer 116 that connect the light-sensing region 118 to other components such as transistors and other circuit elements that are used to operate in concordance with the light-sensing region 118.



FIG. 1E illustrates the formation of a device layer 120 and a carrier wafer 122 onto the pure semiconductor layer 118. The device layer 120 is disposed onto the silicon layer 116. Disposing the device layer 120 may include either forming the device layer on the silicon layer 116. Alternatively, disposing the device layer 120 may include forming the device layer 120 separately and then bonding it to the silicon layer 116. With these layers in place, the sacrificial layers 102, 104 can be removed by a removal process 124. Thus, the backside of the light-sensing region 118 is exposed and can sense light being projected onto the backside.


The device layer is fabricated by semiconductor process before or after photo-diode formation. The device layer 120 may include various circuit components and metal interconnects that connect to the light-sensing region 118. For example, in an image sensor array, each light-sensing region 118 is addressed through metal interconnects. Each light-sensing region 118 in the array may correspond to a pixel within an image formed from the image sensor array. Each light-sensing region 118 may thus be associated with specific circuit elements such as transistors to measure the intensity of light at specified wavelengths that impinge upon that light-sensing region 118.


The circuitry within the device layer may be formed using standard photolithographic techniques. For example, a photolithography process may include processing steps of photoresist coating, soft baking, mask aligning, exposing, post-exposure baking, developing photoresist and hard baking. The lithography process may implement krypton fluoride (KrF) excimer lasers, argon fluoride (ArF) excimer lasers, ArF immersion lithography, extreme ultra-violet (EUV) or electron-beam writing (e-beam). The photolithography exposing process may also be implemented or replaced by other proper methods such as maskless photolithography, ion-beam writing, and molecular imprint. When applying the developing solution to the exposed photoresist layer, the sacrificial layer underlying the exposed photoresist region (for positive photoresist) is partially or completely removed as well.


In order to remove the sacrificial layers, the device layer 120 is bonded to a carrier wafer 122. This is because the device layer 120 and all layers below it may not be structurally sufficient to withstand the removal process 124. The removal process may be an etching process or a chemical mechanical polishing (CMP) process. The removal process removes both the sacrificial substrate 102 and the sacrificial gradated buffer layer 104. Thus, all the defects and dislocations resulting from the gradual increase in germanium concentration are removed by the removal process 124. This leaves a uniform layer 108 with relatively few defects or an extraordinarily low defect density. In some cases, a low defect density is defined and the formation of the uniform layer is designed to produce a layer having defects below that threshold using principles described herein. Thus, the light-sensing region 118 formed therein can operate more effectively.



FIG. 2A is a diagram showing an illustrative optical grating structure 202 formed into a uniform layer of the photo-sensitive device. According to certain illustrative examples, an optical grating structure may be formed through use of the quantum dot or quantum well matrix. The optical grating can be formed during the formation of the uniform layer 108. The optical grating 202 layer maybe used to filter light to a specific frequency range. For example, the optical grating can be designed to allow “red” light or red-shift light (red-shift means wavelength shifts to longer wavelength) to pass while blocking other colors of light. Thus, the light-sensing region 118 can be used to measure the intensity of “red” light.



FIG. 2B is a diagram showing an illustrative passivation layer 204 formed into a uniform layer of the photo-sensitive device. According to certain illustrative examples, the passivation layer 204 may be formed using a P+ type material such as Boron. The passivation layer may be formed during formation of the uniform layer 108. This may be done by introducing B2H6 into the epitaxial growth process. Thus, the passivation layer is formed in-situ. In addition, in-situ doped Carbon can further cause retardation boron diffusion after the post-epitaxy annealing process.


The passivation layer or P+ type layer 204 may have a thickness and conc. within a range of 10-100 nanometers and 1018-1021 cm-3. The P+ type layer may be made of Boron, for example. The purpose of the passivation layer 204 is to protect the surface of the uniform layer 108 from external contaminants or other things that may cause damage to the uniform layer 108. Moreover, a Boron-rich layer can create a diffusion barrier to prevent interface recombination of photo-induced electrons.



FIG. 3 is a flowchart showing an illustrative method for forming a backside illuminated photo-sensitive device with a gradated buffer layer. According to certain illustrative example, a method 300 for forming 302 a backside illuminated photo-sensitive device includes a step for forming a gradated sacrificial buffer layer onto a sacrificial substrate. The method further includes a step for forming 304 a uniform layer onto the gradated sacrificial buffer layer. The method further includes a step for forming 306 a second gradated buffer layer onto the uniform layer. The method further includes a step for forming 308 a silicon layer onto the second gradated buffer layer. The method further includes a step for bonding 310 a device layer to the second buffer layer. Alternatively, the device layer may be formed 311 onto the second gradated buffer layer. The method further includes a step for removing 312 the gradated sacrificial buffer layer and the sacrificial substrate.


According to certain illustrative examples, a method for forming a backside illuminated photo-sensitive device includes forming a gradated sacrificial buffer layer onto a sacrificial substrate, forming a uniform layer onto the gradated sacrificial buffer layer, forming a second gradated buffer layer onto the uniform layer, forming a silicon layer onto the second gradated buffer layer, disposing a device layer on the second buffer layer, and removing the gradated sacrificial buffer layer and the sacrificial substrate.


According to certain illustrative examples, a photo-sensitive device includes a uniform layer a gradated buffer layer over the uniform layer, a silicon layer over the gradated buffer layer, a photo-sensitive light-sensing region 118 in the uniform layer and the silicon layer, a device layer on the silicon layer, and a carrier wafer bonded to the device layer. The defects of the uniform layer are below a defined threshold.


According to certain illustrative examples, a method for forming a backside illuminated photo-sensitive device includes forming a gradated sacrificial buffer layer onto a sacrificial substrate, the gradated sacrificial buffer layer varying in germanium concentration. The method further includes forming a uniform layer onto the gradated sacrificial buffer layer, the uniform layer including an in-situ doped passivation layer adjacent to the gradated sacrificial buffer layer. The method further includes forming a second gradated buffer layer onto the uniform layer, the second gradated buffer layer varying in germanium concentration. The method further includes forming a silicon layer onto the second gradated buffer layer, disposing a device layer on the second silicon layer, forming a photo-sensitive light-sensing region 118 into the uniform layer and the silicon layer, bonding a carrier wafer to the device layer, and removing the gradated sacrificial buffer layer and the sacrificial substrate.


It is understood that various different combinations of the above-listed embodiments and steps can be used in various sequences or in parallel, and there is no particular step that is critical or required. Additionally, although the term “electrode” is used herein, it will be recognized that the term includes the concept of an “electrode contact.” Furthermore, features illustrated and discussed above with respect to some embodiments can be combined with features illustrated and discussed above with respect to other embodiments. Accordingly, all such modifications are intended to be included within the scope of this invention.


The foregoing has outlined features of several embodiments. Those of ordinary skill in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those of ordinary skill in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions and alterations herein without departing from the spirit and scope of the present disclosure.

Claims
  • 1. A device comprising: a uniform layer that includes an optical grating structure, wherein the uniform layer includes a dopant having a first concentration;a gradated buffer layer disposed over the uniform layer, wherein the gradated buffer layer includes the dopant having a second concentration that is different than the first concentration;a semiconductor material layer disposed over the gradated buffer layer;a device layer disposed over the semiconductor material layer; anda light-sensing region extending from the optical grating structure, through the uniform layer, and partially into the semiconductor material layer, wherein the light-sensing region has a different light sensitivity than a portion of the uniform layer that is without the light sensing region, wherein the optical grating structure includes a first edge and an opposing second edge, and wherein the light-sensing region extends through the first edge of the optical grating structure and into the optical grating structure without extending to the second edge of the optical grating structure.
  • 2. The device of claim 1, wherein the optical grating structure is a quantum dot matrix.
  • 3. The device of claim 1, wherein the optical grating structure is a quantum well matrix.
  • 4. The device of claim 1, wherein the gradated buffer layer includes a first side facing the uniform layer and an opposing second side facing away from the uniform layer, and wherein the second concentration of the dopant within the gradated buffer layer decreases from the first side to the second side of the gradated buffer layer.
  • 5. The device of claim 1, wherein the uniform layer physically contacts the gradated buffer layer, and wherein the gradated buffer layer physically contacts the semiconductor material layer.
  • 6. The device of claim 1, wherein the light-sensing region includes a p-n junction.
  • 7. The device of claim 1, wherein the light-sensing region includes a p-i-n junction.
  • 8. The device of claim 1, wherein the optical grating structure allows light having a first frequency to pass while blocking light having a second frequency that is different that the first frequency.
  • 9. The device of claim 1, wherein the semiconductor material layer includes a third edge and an opposing fourth edge, and wherein the light-sensing region extends through the third edge of the semiconductor material layer and into the semiconductor material layer without extending to the fourth edge of the semiconductor material layer, wherein the third edge of the semiconductor material layer is closer to the first edge of the optical grating structure than the fourth edge of the semiconductor material layer.
  • 10. A device comprising: a uniform semiconductor layer that includes an optical grating structure, wherein the uniform semiconductor layer includes a dopant at a uniform concentration throughout the uniform semiconductor layer;a gradated buffer semiconductor layer disposed over the uniform semiconductor layer, wherein the gradated buffer semiconductor layer includes the dopant at a varied concentration throughout the gradated buffer semiconductor layer;a semiconductor layer disposed over the gradated buffer semiconductor layer; anda photo-sensitive region disposed within the optical grating structure and extending through the gradated buffer semiconductor layer, wherein the photo-sensitive region has a different light sensitivity than a portion of the optical grating structure that is without the photo-sensitive region, wherein the optical grating structure includes a first edge and an opposing second edge, and wherein the photo-sensitive region extends through the first edge of the optical grating structure and into the optical grating structure without extending to the second edge of the optical grating structure.
  • 11. The device of claim 10, wherein the optical grating structure includes a quantum dot matrix.
  • 12. The device of claim 10, wherein the optical grating structure blocks a first color of light.
  • 13. The device of claim 10, wherein the dopant is germanium.
  • 14. The device of claim 10, further comprising a device layer disposed over the semiconductor layer.
  • 15. The device of claim 14, wherein the device layer includes circuit components and metal interconnects that connect to the light sensing region.
  • 16. A device comprising: a uniform layer interfacing with an optical grating structure, the uniform layer including a material having a same concentration throughout a thickness of the uniform layer;a gradated layer interfacing with the uniform layer, the gradated layer including the material at various concentrations throughout the thickness of the gradated layer;a semiconductor layer interfacing with the gradated layer; anda light-sensing region disposed within the optical grating structure and extending through the uniform layer and the gradated layer, wherein the light-sensing region has a different light sensitivity than a portion of the optical grating structure and a portion of the gradated layer that do not include the light-sensing region, wherein the optical grating structure includes a first edge and an opposing second edge, and wherein the light-sensing region extends through the first edge of the optical grating structure and into the optical grating structure without extending to the second edge of the optical grating structure.
  • 17. The device of claim 16, wherein the optical grating structure includes a quantum well matrix.
  • 18. The device of claim 16, wherein the material includes germanium.
  • 19. The device of claim 16, wherein the optical grating structure includes a quantum dot matrix.
  • 20. The device of claim 16, where in the semiconductor layer is formed of silicon and is free of germanium.
PRIORITY INFORMATION

The present application is a continuation of U.S. patent Ser. No. 16/166,656, filed Oct. 22, 2018, which is a continuation of U.S. patent application Ser. No. 14/824,910, filed Aug. 12, 2015, which is a divisional of U.S. patent application Ser. No. 13/963,079, filed Aug. 9, 2013, each of which is hereby incorporated by reference in its entirety.

US Referenced Citations (29)
Number Name Date Kind
4207586 Lebailly Jun 1980 A
7449712 Cha et al. Nov 2008 B2
7741665 Kang et al. Jun 2010 B2
7829442 Westhoff et al. Nov 2010 B2
8860083 Trezza Oct 2014 B1
9064688 Cheng et al. Jun 2015 B2
10109756 Cheng et al. Oct 2018 B2
10756222 Cheng Aug 2020 B2
20040266145 Morse Dec 2004 A1
20060157806 Rhodes Jul 2006 A1
20070001164 Cha Jan 2007 A1
20070018269 Rhodes Jan 2007 A1
20070053643 West et al. Mar 2007 A1
20070152289 Morse et al. Jul 2007 A1
20080014669 Reshotko Jan 2008 A1
20090160965 Sorek Jun 2009 A1
20090227061 Bateman et al. Sep 2009 A1
20110018079 Pain Jan 2011 A1
20110176577 Bandara Jul 2011 A1
20120049242 Atanackovic et al. Mar 2012 A1
20120223291 Klem et al. Sep 2012 A1
20130062663 Yuan Mar 2013 A1
20130181312 Hoenk Jul 2013 A1
20130248865 Toriyama Sep 2013 A1
20130280850 Park Oct 2013 A1
20140120653 Zhao May 2014 A1
20140319464 Iguchi Oct 2014 A1
20150349160 Cheng et al. Dec 2015 A1
20190058070 Cheng et al. Feb 2019 A1
Foreign Referenced Citations (2)
Number Date Country
2011018946 Jan 2011 JP
100625944 Sep 2006 KR
Non-Patent Literature Citations (6)
Entry
Wang et al. Characterization of the diffraction properties of quantum-dot-array diffraction grating. Rev. Sci. Instrum. 78, 053503 (2007) hereinafter “Wang” (Year: 2007).
KR Office Action, Application No. 10-2014-0102583 dated Jan. 14, 2016, 16 pgs.
Laura M. Giovane et al, “Correlation Between Leakage Current Density and Threading Dislocation Density in SiGe P—I—N Diodes Grown on Relaxed Graded Buffer Layers,” Applied Physics Letters, Jan. 22, 2001, pp. 541-543, vol. 78, No. 4, American Institute of Physics, Cambridge, USA.
Ning Deng et al., “Effect of Si Content in SiGE Islands on the Critical Size for Shape Evolution,” Science Direct, 2006, pp. 47-51, Thin Solid Films 513, Beijing, PR China.
Kazuo Nakajima et al., “Phase Diagram of Growth Mode for the SiGe/SI Heterostructure System with Misfit Dislocations,” Science Direct, 2004, pp. 372-282, Journal of Crystal Growth 260, Sendai, Japan.
R. Hull et al., “Synthesis and Functionalization of Epitaxial Quantum Dot Nanostructures for Nanoelectronic Architectures,” Science Direct, 2008, pp. 160-168, Materials Science in Semiconductor Processing, New York, USA.
Related Publications (1)
Number Date Country
20200373445 A1 Nov 2020 US
Divisions (1)
Number Date Country
Parent 13963079 Aug 2013 US
Child 14824910 US
Continuations (2)
Number Date Country
Parent 16166656 Oct 2018 US
Child 16993824 US
Parent 14824910 Aug 2015 US
Child 16166656 US