Patent Grant
11665814
This application relates generally to printed circuit boards, and more specifically to bend compensation for conductive traces that carry high frequency differential signals on printed circuit boards.
Printed circuit boards are typically used in electrical systems for mounting and interconnecting electrical components. A printed circuit board may include one or more dielectric substrates with electrically conductive signal traces and/or ground planes fabricated on the dielectric substrates. The dielectric substrates may be fiberglass epoxy resin, and the electrically conductive signal traces or ground planes may be a copper layer on the substrates, with patterns etched into the copper layer to form conductive traces.
The electrical components may include integrated circuit packages, discrete active and passive components, and/or electrical connectors for forming connections, such as with other printed circuit boards or with electrical cables. When mounted on the printed circuit board, contacts of the electrical components may be electrically coupled to the signal traces and/or to the ground planes. The contacts may be surface-mounted, press-fit into vias, or otherwise coupled to the conductive traces, which may take the form of pads with or without holes for receiving the contacts.
In some instances, a pair of conductive traces on a printed circuit board may carry differential signals. In contrast to common mode signals, which are referenced to ground, differential signals are referenced to one another. A circuit receiving the differential signal responds to the difference between the signals on the two traces, rather than to the difference between a single trace and ground.
In many applications, differential signals may be preferable over common mode signals due to better noise performance. External electromagnetic interference affects both conductors of the differential pair equally and is not detected. Since the receiving circuit detects only the difference between the conductors, the differential signaling technique is less affected by electromagnetic interference as compared to common mode signaling. Differential signals may be preferable in high speed, high frequency, and/or low power applications where electrical noise is a problem.
Ideally, the two signal traces of a differential signal pair are straight and parallel and have uniform surrounding material for optimum signal transmission. In practice, however, the differential signal traces have bends and have non-uniform surrounding material in order to meet design requirements of the PCB. Such deviations from the ideal configuration of differential signal traces may degrade performance, producing effects such as impedance variations, signal skew and/or mode conversion. These effects are more problematic at high operating frequencies in the GHz range.
Mode conversion occurs when signal energy is transferred from the differential mode to the common mode. For optimum operation of a differential signal pair, the two signal traces of the pair should have equal DC voltages. If the two signal traces have unequal DC voltages or the signals on the two signal traces are unequal, operation in the differential mode is at least partially converted to common mode operation. Signal skew occurs when the signal on one trace of the differential signal pair is delayed relative to the signal on the other trace of the differential signal pair. For example, when a pair of traces has a bend, the outer trace is longer than the inner trace. The signal traversing the shorter trace arrives at the receiving circuit before the signal traversing the longer trace. The signal skew may adversely affect operation of the receiving circuit. Impedance variations occur when the characteristics of the transmission line formed by the differential signal pair vary along the length of the transmission line. Such impedance variations can degrade transmission of signals on the differential signal pair.
It is known to compensate for signal skew on differential signal traces of different lengths by increasing the length of the shorter signal trace to provide equal mechanical lengths. The differential signals on the two traces then arrive at the receiving circuit at the same time. However, mechanical length adjustment, without more, may not compensate for mode conversion and impedance variations, particularly at high operating frequencies in the GHz range.
At high operating frequencies, additional factors may affect signal propagation on differential signal traces. For example, the dielectric material above and below each of the signal traces may be different and may vary along the lengths of the signal traces. Furthermore, the widths of the signal traces may be different from each other and the widths and spacing of the signal traces may vary along the lengths of the signal traces. These factors may cause the wave speeds of signals on the two traces to be different from each other and the impedance to vary. Such effects are more problematic at high operating frequencies in the GHz range.
Accordingly, there is a need for printed circuit board configurations that overcome or mitigate one or more of these effects, including but not limited to signal skew, mode conversion, and impedance variation.
The inventors have discovered that undesired effects on signal transmission of bends in differential signal traces on printed circuit boards can be compensated by providing a compensation structure in at least one signal trace of a differential signal pair. The compensation structure is connected in series with the signal trace. In some embodiments, the compensation structure includes a compensation segment having a width that is different from the width of the signal traces outside the compensation structure. In some embodiments, the compensation structure includes a curved portion, such as a circular portion. The compensation structure may also include a dielectric layer covering all or part of the compensation segment. The dielectric layer may comprise a soldermask layer. In addition to bends in the differential signal traces, the compensation structure may compensate for one or more other printed circuit board configurations that can degrade signal transmission, including but not limited to dielectric materials in proximity to the differential signal traces, conductive materials in proximity to the differential signal traces and/or electrical components in proximity to the differential signal traces.
The compensation segment may be wider than a corresponding segment of the other trace. The compensation segment may have increased or decreased spacing from the corresponding segment of the other trace as compared with the spacing between the first and second conductive traces outside the compensation structure. The width of the compensation segment in the compensation structure may be configured to limit signal skew in the differential signal pair. The length of the compensation segment in the compensation structure may be configured to limit mode conversion in the differential signal pair. The dielectric layer on the compensation segment may be configured to control impedance. The compensation structure may therefore be configured to limit one or more of signal skew, mode conversion and impedance variation of the differential signal pair.
The compensation structure may be located at or near a bend in the signal traces, but is not necessarily located at or near a bend. A differential signal pair may include one or more compensation structures along its length. For example, if the differential signal pair includes more than one bend, a compensation structure may be located at or near each bend. Compensation structures may be located on one or both signal traces of the differential signal pair. The features of the compensation structure may be utilized separately or in combination. In some embodiments, the compensation structure includes a compensation segment of increased width and increased spacing from the other signal trace of the differential signal pair, and further includes a soldermask layer covering the compensation segment.
In accordance with embodiments, a printed circuit board comprises a dielectric substrate; first and second conductive traces disposed on the dielectric substrate; and a compensation structure disposed in the first conductive trace, the compensation structure including: a conductive compensation segment connected in line with the first conductive trace; and a dielectric layer on all or part of the compensation segment.
In some embodiments, a width of the compensation segment is different from a width of a corresponding segment of the second conductive trace.
In some embodiments, the first and second conductive traces are parallel and include at least one bend.
In some embodiments, the compensation structure is located at or near the bend in the first and second conductive traces.
In some embodiments, a spacing between the compensation segment and the second conductive trace is greater than a spacing between the first and second conductive traces outside the compensation structure.
In some embodiments, the dielectric layer comprises a soldermask layer.
In some embodiments, the compensation segment has a length that is configured to limit mode conversion of a differential signal propagating on the first and second conductive traces.
In some embodiments, the compensation structure is configured to limit mode conversion of a differential signal propagating on the first and second conductive traces.
In some embodiments, the printed circuit board further comprises a first electrical component disposed on the dielectric substrate and connected to first ends of the first and second conductive traces and a second electrical component disposed on the dielectric substrate and connected to second ends of the first and second conductive traces.
In some embodiments, the compensation structure further comprises a first connecting segment between one end of the compensation segment and the first conductive trace and a second connecting segment between the other end of the compensation segment and the first conductive trace.
In some embodiments, the compensation structure includes first and second compensation structures located on opposite sides of a bend in the first and second conductive traces.
In some embodiments, the compensation structure is configured to equalize electrical lengths of the first and second conductive traces.
In some embodiments, the dielectric layer comprises a patch of dielectric material that covers at least a portion of the compensation segment.
In some embodiments, a corresponding segment of the second conductive trace is not covered by the dielectric layer.
In some embodiments, the width of the compensation segment is in a range of 1 to 3 times a width of the first conductive trace outside the compensation structure.
In some embodiments, a spacing between the compensation segment and the second conductive trace is in a range of 1 to 5 times a spacing between the first and second conductive traces outside the compensation structure.
In some embodiments, the dielectric layer has a dielectric constant of 3 or greater.
In some embodiments, the compensation is rectangular and, together with the first and second connecting segments, forms a jogout structure.
In accordance with embodiments, a printed circuit board comprises a dielectric substrate; first and second electrical components mounted on the dielectric substrate; first and second conductive traces disposed on the dielectric substrate and connected between the first and second electrical components, the first and second conductive traces including at least one bend, the first and second conductive traces forming a differential signal pair; and a compensation structure disposed in the first conductive trace, the control structure including: a compensation segment connected in line with the first conductive trace, the compensation segment having a width different from a width of a corresponding segment of the second conductive trace; and a dielectric layer on all or part of the compensation segment.
In accordance with embodiments, a method for fabricating a printed circuit board comprises forming a conductive layer on a dielectric substrate; patterning the conductive layer to form first and second conductive traces of a differential signal pair, at least one of the first and second conductive traces including a compensation segment of a compensation structure; applying a dielectric material over the patterned conductive layer; and patterning the dielectric material to form a dielectric layer on all or part of the compensation segment to form the compensation structure.
In accordance with embodiments, a method is provided for compensating for a bend in first and second conductive traces of a differential signal pair on a printed circuit board, comprising: determining a location of a compensation structure in at least one of the first and second conductive traces; determining a width of a compensation segment of the compensation structure to achieve matched electrical lengths of the first and second conductive traces; selecting a length of the compensation segment of the compensation structure to limit mode conversion of a differential signal on the first and second conductive traces; and configuring a dielectric layer covering all or part of the compensation segment of the compensation structure to achieve a target impedance.
In accordance with embodiments, a printed circuit board comprises a dielectric substrate; first and second conductive traces disposed on the dielectric substrate; and a compensation structure disposed in the first conductive trace, the compensation structure including: a conductive compensation segment connected in line with the first conductive trace, the compensation segment including a curved portion.
In some embodiments, the curved portion of the compensation segment comprises a circular portion.
In some embodiments, a radius of curvature of the circular portion is larger than half a width of the first conductive trace.
In some embodiments, the compensation segment includes a V-shaped portion opposite the curved portion.
In some embodiments, the compensation structure further comprises a first connecting segment between one end of the compensation segment and the first conductive trace and a second connecting segment between the other end of the compensation segment and the first conductive trace.
In some embodiments, the compensation structure further comprises first and second circular conductive areas located adjacent to the first and second conductive traces, respectively.
The accompanying drawings are not intended to be drawn to scale. In the drawings, each identical or nearly identical component that is illustrated in various figures is represented by a like numeral. For purposes of clarity, not every component may be labeled in every drawing. In the drawings:
The inventors have developed structures and methods for compensating for undesired effects in conductive traces on a printed circuit board. The printed circuit board may include a dielectric substrate and first and second conductive traces formed on the dielectric substrate. The first and second conductive traces may serve as a differential signal pair for carrying a differential signal. As used herein, the terms “differential signal pair” and “differential signal traces” refer to two conductive lines on a printed circuit board that are spaced apart and parallel, and which form a transmission line for carrying a differential signal. It should be noted that the compensation structures disclosed herein may cause the first and second conductive traces to deviate from a parallel configuration.
The first and second conductive traces may include a bend. The bend causes undesired electrical effects with respect to signals propagating on the first and second conductive traces, particularly at high frequencies. The bend causes one of the conductive traces to be longer than the other, thus resulting in signal skew. Furthermore, the bend may produce undesired impedance variations and mode conversion from differential mode to common mode.
In embodiments, a compensation structure is disposed in at least one of the conductive traces. If the first and second conductive traces have a bend, the compensation structure may be disposed in the conductive trace that is shorter due to the bend. The compensation structure may be configured to compensate for undesired electrical effects of the bend. Assuming that the first conductive trace is the shorter conductive trace, the compensation structure may include a compensation segment connected in line with the first conductive trace and a dielectric layer covering all or part of the compensation segment. In some embodiments, the compensation segment has a width different from a width of a corresponding segment of the second conductive trace. In some embodiments, the compensation segment includes a curved portion, such as a circular portion.
The compensation segment of the compensation structure is connected at each end to the first conductive trace to form a so-called jogout structure. The jogout structure effectively increases the mechanical length of the first conductive trace relative to the second conductive trace. In embodiments, the jogout structure may be dimensioned to mismatch, rather than to match, the mechanical lengths of the first and second conductive traces. The mismatch in mechanical lengths together with other features of the compensation structure, as described herein, may match the electrical lengths of the first and second conductive traces.
The dielectric layer, typically a soldermask layer, may cover all or part of the compensation segment of the compensation structure. The dielectric layer affects the impedance of the transmission line formed by the first and second conductive traces and, together with the width of the compensation segment of the compensation structure, enables impedance tuning. Furthermore, it has been discovered that mode conversion from differential mode to common mode is a function of the length of the compensation segment of the compensation structure. The length of the compensation segment can be selected to limit mode conversion. As such, the compensation structure may be configured to limit one or more of signal skew, mode conversion and impedance variation of the differential signal pair.
A printed circuit board 10 having a conventional differential signal pair is shown in
A conventional approach to compensate for the mismatched length of first conductive trace 12 and second conductive trace 14 is shown in
A printed circuit board in accordance with embodiments is shown in
The printed circuit board may include a single dielectric substrate with conductive traces formed thereon or may include two or more substrates, each having conductive traces and/or ground planes formed thereon. The two or more substrates and associated conductive layers are pressed together to form the printed circuit board.
The first and second conductive traces 32 and 34 each include a bend 38 which may be required by design constraints of the printed circuit board 30. The bend 38 may be an abrupt change of direction, as shown in
The printed circuit board 30 further includes at least one compensation structure. The embodiment of
In the embodiment of
An enlarged schematic diagram of printed circuit board 30 including compensation structure 40 in accordance with embodiments is shown in
The compensation structure 40 is connected in line with first conductive trace 32 and in particular is electrically connected in series with first conductive trace 32 to form a continuous electrical path including first conductive trace 32 and compensation structure 40. The compensation structure 40 includes a compensation segment 50, connecting segments 56 and 58, and a dielectric layer 52 that covers all or part of compensation segment 50. The compensation segment 50 is formed of conductive material and is typically formed of the same material as the first and second conductive traces 32 and 34. In the embodiment of
The dielectric layer 52 may be a soldermask layer, as used in printed circuit board fabrication, but is not limited to a soldermask layer. Soldermask, a thin layer of polymer, is applied to the conductive traces in conventional printed circuit board fabrication to protect against oxidation and to prevent short circuits between conductive traces. Soldermask is typically applied to the printed circuit board before mounting electrical components to prevent short-circuiting when mounting the electrical components to the printed circuit board. For example, solder used to connect the components to conductive traces or to a ground plane may inadvertently contact other traces or a ground plane.
As shown in the embodiment of
In some embodiments, the width W1 of compensation segment 50 may be in a range of 1 to 3 times the width W2 of first conductive trace 32. The length L1 of compensation segment 50 may be selected to limit mode conversion from the differential mode to the common mode. The compensation segment 50 may be spaced from the second conductive trace 34 by a spacing S1 which is greater than a spacing S2 between first conductive trace 32 and second conductive trace 34. The spacing S1 may be in a range of 1 to 5 times the spacing S2.
The compensation structure 40 includes connecting segment 56 that connects one end of compensation segment 50 to first conductive trace 32 and connecting segment 58 that connects an opposite end of compensation segment 50 to first conductive trace 32 to form a continuous electrical path from first conductive trace 32 through compensation segment 50. The connecting segments 56 and 58 may be tapered from the width of first conductive trace 32 to the width of compensation segment 50. The connecting segments 56 and 58 can have any desired shape, but preferably avoid abrupt changes, such as right angles, which may adversely affect the high frequency transmission characteristics of the transmission line formed by first conductive trace 32 and second conductive trace 34.
The compensation segment 50 and the connecting segments 56 and 58 form a so-called “jogout” structure in first conductive trace 32. The jogout structure effectively increases the mechanical length of the first conductive trace 32. In accordance with embodiments, the jogout structure formed by compensation segment 50 and connecting segments 56 and 58 may produce a mismatch in mechanical length between first conductive trace 32 and second conductive trace 34, rather than equalizing the mechanical lengths. The mismatch in mechanical lengths may be offset by the increased width of compensation segment 50 and by the dielectric layer 52.
A corresponding segment 54 of second conductive trace 34 is located opposite compensation structure 40. In the embodiment of
In the embodiment of
As shown in
In the embodiment of
In one non-limiting example, the first conductive trace 32 and the second conductive trace 34 are configured to carry a differential signal, and the bend 38 has an angle of 45 degrees. In this example, the first conductive trace 32 has a width W2 of 10 mils, the second conductive trace 34 has a width W3 of 10 mils, and the spacing S2 between first conductive trace 32 and second conductive trace 34 is 5 mils. Furthermore, in this example, the compensation segment 50 has a width W1 of 15 mils, a length L1 of 30 mils and a spacing S1 of 10 mils from corresponding segment 54. The dielectric layer 52 is formed of soldermask having a thickness of 1 mil and covers all of the compensation segment 50. The dielectric layer 52 in this example has a dielectric constant of 4.5. It will be understood that this example is not limiting as to the scope of the present technology.
In some embodiments, substrate 102 may be formed of fiberglass epoxy resin, and conductive traces 110a and 110b may be formed of a copper layer bonded to substrate 102. The conductive traces 110a and 110b may be formed by patterning of the copper layer using known lithographic techniques.
In
In the embodiment of
As described herein, the inventors recognized that mechanical length compensation techniques do not provide adequate electrical performance at high frequencies. Accordingly, in the embodiment of
In some embodiments, dielectric layer 130 may include soldermask or other dielectric material. Preferably, dielectric layer 130 has a dielectric constant greater than 1.5, such as approximately 2-3, 3-4, or 4-5, and has a thickness in a range of 1 to 5 mils. In some embodiments, the corresponding portion 124 of trace 110b is not covered with a dielectric layer. In other embodiments, the corresponding portion 124 of trace 110b may be covered by a dielectric material other than air, such as a dielectric material having a lower dielectric constant than dielectric layer 130.
In some embodiments, compensation regions 200 of printed circuit board 100 may all be substantially identical. Alternatively, some of compensation regions 200 may be configured differently from one another. In accordance with embodiments, one or both of conductive traces 110a and 110b may include one or more compensation structures 122.
The simulation was based on a printed circuit board structure including an 11 mils thick dielectric substrate and a microstrip structure. The dielectric constant of the substrate was 3.25 in this simulation. The microstrip differential signal traces were each 10 mils wide, with a 5 mils gap between signal traces, and a 5 mils gap to coplanar ground on both sides of the structure. The signal traces went through two 45-degree bends to implement a right-angle change in direction, as shown in
In
Curve 320 represents a printed circuit board where two parallel conductive traces have a bend and conventional mechanical length compensation is provided, as shown in
Curve 330 represents a printed circuit board where two parallel conductive traces have a bend, and bend compensation is provided, as shown in
Curve 340 represents a printed circuit board where two parallel conductive traces have no bend, so as to indicate a minimum level of mode conversion. The signal loss due to mode conversion of curve 340 is below −40 dB for all plotted frequencies.
As shown in
Curve 410 represents a printed circuit board where two parallel conductive traces have a bend and no bend compensation is provided, as shown in
Curve 420 represents a printed circuit board where two parallel conductive traces have a bend and conventional mechanical length compensation is provided, as shown in
Curve 430 represents a printed circuit board where two parallel conductive traces have a bend, and bend compensation is provided, as shown in
Curve 440 represents a printed circuit board where two parallel conductive traces have no bend, so as to indicate a minimum level of mode conversion.
As shown in
A method for configuring compensation structures in differential signal traces on printed circuit boards in accordance with embodiments is shown in
In act 510, a location of compensation structure 40 in conductive trace 32 is determined. The location of bend 38 in conductive traces 32 and 34 is identified. The compensation structure is typically located near the bend and in some cases, compensation structures can be located on opposite sides of the bend, as shown in
In act 520, the width W1 of the compensation segment 50 of the compensation structure 40 is determined. The width W1 of the compensation segment 50 is determined so that the two conductive traces 32 and 34 of the differential signal pair have the same electrical lengths at the operating frequency of a particular application. The width W1 of the compensation segment 50 may be determined by selecting a width, determining the electrical lengths of the conductive traces with the simulation software and adjusting the width W1 as necessary to obtain equal electrical lengths.
In act 530, the length L1 of the compensation segment 50 of the compensation structure 40 is determined. The length L1 of the compensation segment 50 is selected to limit and preferably to minimize mode conversion that results from the bend 38 in the conductive traces 32 and 34. A suitable length can be selected by adjusting the length of the compensation segment 50 and determining mode conversion for the adjusted length. The process is repeated until an acceptable level of mode conversion is achieved.
In act 540, the dielectric layer 52 of the compensation structure 40 is configured. As noted above, the dielectric layer 52 may cover all or a part of the compensation segment 50 and may be a soldermask layer. The dielectric layer 52 affects the impedance of the differential signal pair and is configured, using the simulation software, to achieve a desired impedance.
After the compensation structure is configured as described above, the electrical performance of the differential signal pair can be evaluated using the simulation software. If necessary, some or all of acts 510-540 can be repeated until a desired performance is achieved.
After an acceptable configuration of the compensation structure is achieved, the parameters of the compensation structure can be stored for use in fabricating a printed circuit board in act 550. It will be understood that different compensation structure parameters will be used for different configurations of the differential signal pair, such as for different line widths and different spacings, for different bends in the differential signal pair and for different operating frequencies. Furthermore, the same compensation structure parameters can be used in different locations on one or more printed circuit boards where the parameters of the differential signal pair are the same or similar.
In some cases, it may be desirable to store a library of compensation structure configurations for different configurations of the differential signal pair. The compensation structure can be selected from the library based, for example, on the parameters of the first and second conductive traces, the operating frequency and the amount of bend in the first and second conductive traces.
A flow diagram of a method for fabricating a printed circuit board in accordance with embodiments is shown in
In act 610, the process starts with a dielectric substrate as conventionally used or developed hereafter for fabricating a printed circuit board. The size, thickness and material of the dielectric substrate is selected for a particular application. In act 610, a conductive layer is formed on the dielectric substrate. The conductive layer may be a material, such as copper, used for signal traces on a printed circuit board. The thickness of the copper layer is selected for a particular application.
In act 620, the conductive layer is patterned to form the desired conductive traces on the dielectric substrate. With reference to
In act 630, a dielectric material is applied to the printed circuit board over the patterned conductive layer. The dielectric material may cover the entire printed circuit board. In some embodiments, the dielectric material may be a soldermask layer.
In act 640, the dielectric material is patterned to form the dielectric layer 52 on the compensation segment 50 of the compensation structure. As noted above, the dielectric layer may cover all or part of the compensation segment. The dielectric material may be patterned to form a dielectric layer over other structures on the printed circuit board, as is conventional with the use of soldermask. The dielectric material may be patterned using conventional lithographic techniques.
A printed circuit board 1230 in accordance with further embodiments is shown in
The printed circuit board may include a single dielectric substrate with conductive traces formed thereon or may include two or more substrates, each having conductive traces and/or ground planes formed thereon. The two or more substrates and associated conductive layers are pressed together to form the printed circuit board.
The first and second conductive traces 1232 and 1234 each include a bend 1238 which may be required by design constraints of the printed circuit board 1230. The bend 1238 may be an abrupt change of direction, as shown in
The printed circuit board 1230 further includes at least one compensation structure. The embodiment of
In the embodiment of
An enlarged schematic diagram of printed circuit board 1230 including compensation structure 1240 in accordance with embodiments is shown in
The compensation structure 1240 is connected in line with first conductive trace 1232 and in particular is electrically connected in series with first conductive trace 1232 to form a continuous electrical path including first conductive trace 1232 and compensation structure 1240. The compensation structure 1240 includes a compensation segment 1350 and connecting segments 1356 and 1358. The compensation segment 1350 is formed of conductive material and is typically formed of the same material as the first and second conductive traces 1232 and 1234. In the embodiment of
The embodiment of
As shown in
The compensation structure 1240 includes connecting segment 1356 that connects one end of compensation segment 1350 to first conductive trace 1232 and connecting segment 1358 that connects an opposite end of compensation segment 1350 to first conductive trace 1232 to form a continuous electrical path from first conductive trace 1232 through compensation segment 1350. The connecting segments 1356 and 1358 may have the same width as first conductive trace 1232 or may be tapered from the width of first conductive trace 1232 to the dimension of compensation segment 1350. The connecting segments 1356 and 1358 can have any desired shape, but preferably avoid abrupt changes, such as right angles, which may adversely affect the high frequency transmission characteristics of the transmission line formed by first conductive trace 1232 and second conductive trace 1234.
The compensation segment 1350 and the connecting segments 1356 and 1358 form a so-called “jogout” structure in first conductive trace 1232. The jogout structure effectively increases the mechanical length of the first conductive trace 1232. In accordance with embodiments, the jogout structure formed by compensation segment 1350 and connecting segments 1356 and 1358 may produce a mismatch in mechanical length between first conductive trace 1232 and second conductive trace 1234, rather than equalizing the mechanical lengths. The mismatch in mechanical lengths may be offset by the size and shape of compensation segment 1350 and by the dielectric layer that covers compensation segment 1350.
A corresponding segment 1354 of second conductive trace 1234 is located opposite compensation structure 1240. In the embodiment of
The printed circuit board thus includes one or more compensation structures as described herein. The compensation structures include compensation segments which may be formed of the same material as the differential signal traces and dielectric layers which may be formed of the same material as the soldermask layers. Thus, additional processing steps are not required.
Having thus described several aspects of at least one embodiment, it is to be appreciated that various alterations, modifications, and improvements will readily occur to those skilled in the art.
Such alterations, modifications, and improvements are intended to be part of this disclosure and are intended to be within the spirit and scope of the present disclosure. Further, though advantages described in the present disclosure are indicated, it should be appreciated that not every embodiment of the present disclosure will include every described advantage. Some embodiments may not implement any features described as advantageous herein and in some instances. Accordingly, the foregoing description and drawings are by way of example only.
Various aspects of the present disclosure may be used alone, in combination, or in a variety of arrangements not specifically discussed in the embodiments described in the foregoing and is therefore not limited in its application to the details and arrangement of components set forth in the foregoing description or illustrated in the drawings. For example, aspects described in one embodiment may be combined in any manner with aspects described in other embodiments.
Also, aspects of the present disclosure may be embodied as one or more methods, of which method 500 has been provided as an example. The acts performed as part of the method may be ordered in any suitable way. Accordingly, embodiments may be constructed in which acts are performed in an order different than illustrated, which may include performing some acts simultaneously, even though shown as sequential acts in illustrative embodiments.
Use of ordinal terms such as “first,” “second,” “third,” etc., in the claims to modify a claim element does not by itself connote any priority, precedence, or order of one claim element over another or the temporal order in which acts of a method are performed, but are used merely as labels to distinguish one claim element having a certain name from another element having a same name (but for use of the ordinal term) to distinguish the claim elements.
All definitions, as defined and used herein, should be understood to control over dictionary definitions, definitions in documents incorporated by reference, and/or ordinary meanings of the defined terms.
The indefinite articles “a” and “an,” as used herein in the specification and in the claims, unless clearly indicated to the contrary, should be understood to mean “at least one.”
As used herein in the specification and in the claims, the phrase “at least one,” in reference to a list of one or more elements, should be understood to mean at least one element selected from any one or more of the elements in the list of elements, but not necessarily including at least one of each and every element specifically listed within the list of elements and not excluding any combinations of elements in the list of elements. This definition also allows that elements may optionally be present other than the elements specifically identified within the list of elements to which the phrase “at least one” refers, whether related or unrelated to those elements specifically identified.
The phrase “and/or,” as used herein in the specification and in the claims, should be understood to mean “either or both” of the elements so conjoined, i.e., elements that are conjunctively present in some cases and disjunctively present in other cases. Multiple elements listed with “and/or” should be construed in the same fashion, i.e., “one or more” of the elements so conjoined. Other elements may optionally be present other than the elements specifically identified by the “and/or” clause, whether related or unrelated to those elements specifically identified. Thus, as a non-limiting example, a reference to “A and/or B”, when used in conjunction with open-ended language such as “including” can refer, in one embodiment, to A only (optionally including elements other than B); in another embodiment, to B only (optionally including elements other than A); in yet another embodiment, to both A and B (optionally including other elements); etc.
As used herein in the specification and in the claims, “or” should be understood to have the same meaning as “and/or” as defined above. For example, when separating items in a list, “or” or “and/or” shall be interpreted as being inclusive, i.e., the inclusion of at least one, but also including more than one, of a number or list of elements, and, optionally, additional unlisted items. Only terms clearly indicated to the contrary, such as “only one of” or “exactly one of,” or, when used in the claims, “consisting of,” will refer to the inclusion of exactly one element of a number or list of elements. In general, the term “or” as used herein shall only be interpreted as indicating exclusive alternatives (i.e. “one or the other but not both”) when preceded by terms of exclusivity, such as “either,” “one of,” “only one of,” or “exactly one of.” “Consisting essentially of,” when used in the claims, shall have its ordinary meaning as used in the field of patent law.
Also, the phraseology and terminology used herein is for the purpose of description and should not be regarded as limiting. The use of “including,” “having,” “containing,” “involving,” and variations thereof herein, is meant to encompass the items listed thereafter and equivalents thereof as well as additional items.
This application claims priority based on Provisional Application No. 62/962,425, filed Jan. 17, 2020, which is hereby incorporated by reference in its entirety.
| Number | Name | Date | Kind |
|---|---|---|---|
| 6891260 | Mora et al. | May 2005 | B1 |
| 7453143 | Dutta | Nov 2008 | B2 |
| 9730313 | Gailus et al. | Aug 2017 | B2 |
| 9775231 | Cartier, Jr. | Sep 2017 | B2 |
| 9807869 | Gailus et al. | Oct 2017 | B2 |
| 10187972 | Charbonneau et al. | Jan 2019 | B2 |
| 10201074 | Charbonneau et al. | Feb 2019 | B2 |
| 10306749 | Mutnury | May 2019 | B1 |
| 10356893 | Toda | Jul 2019 | B1 |
| 10375823 | Staudt | Aug 2019 | B2 |
| 11057987 | Lou | Jul 2021 | B2 |
| 20060258187 | Behziz | Nov 2006 | A1 |
| 20100237961 | Pai et al. | Sep 2010 | A1 |
| 20150004748 | Shin et al. | Jan 2015 | A1 |
| 20170264260 | Fukuchi | Sep 2017 | A1 |
| 20180279465 | Kogo | Sep 2018 | A1 |
| 20190166687 | Chandra | May 2019 | A1 |
| 20200267833 | Lou | Aug 2020 | A1 |
| Number | Date | Country |
|---|---|---|
| 2953432 | Dec 2015 | EP |
| 2011-210760 | Oct 2011 | JP |
| 2020-005018 | Jan 2020 | JP |
| WO 2016196551 | Dec 2016 | WO |
| Entry |
|---|
| International Search Report and Written Opinion dated May 12, 2021 in connection with International Application No. PCT/US2021/013572. |
| International Search Report and Written Opinion dated Sep. 7, 2016 in connection with International Application No. PCT/US2016/035158. |
| International Preliminary Report on Patentability dated Dec. 14, 2017 in connection with International Application No. PCT/US2016/035158. |
| Number | Date | Country | |
|---|---|---|---|
| 20210227683 A1 | Jul 2021 | US |
| Number | Date | Country | |
|---|---|---|---|
| 62962425 | Jan 2020 | US |
