Claims
- 1. A method of manufacturing a bipolar transistor, which comprises the steps of:
- forming a first conductivity type collector layer (3) surrounded by a isolation oxide film (102);
- forming a polysilicon film (600) on said collector layer;
- selectively forming a nitride film (202) on said polysilicon film;
- selectively oxidizing said polysilicon firm with said nitride film thereon serving as a mask to form a first oxide film (104) while leaving a polysilicon films (601, 602) for defining emitter and collector electrodes, said polysilicon film (601) for said emitter electrode extending to an area on said isolation oxide film for defining a wiring hole;
- introducing first conductivity type impurity into said remaining polysilicon films (601, 602) with said first oxide film (104) serving as a mask;
- removing said first oxide film (104) from a region for defining a base layer;
- injecting second conductivity type impurity into the region (5, 6) for defining said base layer by ion implantation, said conductivity type impurity being injected into the region (6) for forming an active base layer (62) through the polysilicon film (603) for defining said emitter electrode;
- diffusing said injected second conductivity type impurity to form said base layer while simultaneously diffusing said first conductivity type impurity introduced into the polysilicon films (603, 604) from the same to form an emitter layer (71) and low resistance collector contact layer (81);
- oxidizing said polysilicon film (603) on said emitter layer and the surface of said base layer at a low temperature to form a second oxide film (107);
- removing said second oxide film (107) while leaving a portion (105) thereof on the edge wall of said polysilicon film (603) on said emitter layer;
- forming metal silicide films (502, 501) on at least said polysilicon film on said emitter layer and said base layer; and
- forming a protection film on the surface of the entire region and an emitter wire, a base wire and a collector wire through contact holes provided in said protection film.
Priority Claims (1)
Number |
Date |
Country |
Kind |
59-271239 |
Dec 1984 |
JPX |
|
Parent Case Info
This application is a continuation of application Ser. No. 801,789, filed Nov. 26, 1985, now abandoned.
US Referenced Citations (11)
Foreign Referenced Citations (12)
Number |
Date |
Country |
0046257 |
Feb 1982 |
EPX |
0051534 |
May 1982 |
EPX |
0083816 |
Dec 1982 |
EPX |
159179 |
Oct 1985 |
EPX |
0194572 |
Nov 1982 |
JPX |
0089457 |
May 1984 |
JPX |
0135764 |
Aug 1984 |
JPX |
1290194 |
Dec 1969 |
GBX |
1506066 |
Apr 1976 |
GBX |
1573496 |
Apr 1978 |
GBX |
2129214 |
May 1984 |
GBX |
2157079 |
Mar 1985 |
GBX |
Non-Patent Literature Citations (2)
Entry |
D. D. Tang, "Subnanosecond Self-Aligned 1.sup.2 L/MTL Circuits", IEEE Transactions on Electron Device, vol. ED-27, No. 8, Aug. 1980. |
C. Y. Ting, "Silicide for Contacts and Interconnects", IEDM 84, pp. 110-113. |
Continuations (1)
|
Number |
Date |
Country |
Parent |
801789 |
Nov 1985 |
|