Patent Grant
7875872
The present invention relates to a bistable resistance value acquisition device and manufacturing method thereof and a metal oxide thin film and manufacturing method thereof.
Research and development aimed at a wider multimedia information society, and more particularly, realization of a ubiquitous service are flourishing. Especially, a device (to be referred to as a memory hereinafter) which is mounted in a network equipment or information terminal to record information is an important key device. The memory mounted in a ubiquitous terminal is required to implement a high-speed operation, long-term holding, environmental resistance, and low power consumption. In addition, a function of inhibiting any erase of stored information even in a power-off state, i.e., nonvolatility is indispensable.
Conventionally, semiconductor devices are widely used as memories. One of the widely used memories is a DRAM (Dynamic Random Access Memory). The unit storage element (to be referred to as a memory cell hereinafter) of a DRAM includes one storage capacitor and one MOSFET (Metal-Oxide-Semiconductor Field Effect Transistor). A voltage corresponding to the state of charges stored in the storage capacity of a selected memory cell is extracted from a bit line as “on” or “off” of an electrical digital signal, thereby reading out stored data (S. M. Sze, “Physics of Semiconductor Devices”, John Wiley and Sons, Inc., 1981, and Fujio Masuoka, “Applied Physics”, Vol. 73, No. 9, p. 1166, 2004).
In the power-off state, however, the DRAM cannot maintain the state of the storage capacitor, and the stored information is erased. In other words, the DRAM is a volatile memory device. Additionally, since the DRAM requires a refresh operation to rewrite data, as is well known, the operation speed is low.
As a nonvolatile memory having the function of inhibiting volatilization of data even in the power-off state, a ROM (Read Only Memory) is well known. However, this memory cannot erase or change recorded data. As a rewritable nonvolatile memory, a flash memory using an EEPROM (Electrically Erasable Programmable Read Only Memory) has been developed (Japanese Patent Laid-Open No. 8-031960, and Fujio Masuoka, “Applied Physics”, Vol. 73, No. 9, p. 1166, 2004). The flash memory is used in various fields as a practical nonvolatile memory.
In a memory cell of a typical flash memory, the gate electrode portion of the MOSFET has a stacked gate structure including a plurality of layers with a control gate electrode and floating gate electrode. The flash memory enables data recording by using a phenomenon that the threshold value of the MOSFET changes depending on the amount of charges stored in the floating gate.
The data write of the flash memory is done on the basis of a phenomenon that hot carriers generated by applying a high voltage to the drain region move over the energy barrier of the gate insulating film. When charges (generally, electrons) are injected from the semiconductor substrate to the floating gate by applying a high field to the gate insulating film and supplying an F-N (Fowler-Nordheim) tunnel current, data is written. The data is erased by removing charges from the floating gate by applying a high field in a reverse direction to the gate insulating film.
The flash memory requires no refresh operation, unlike the DRAM. However, since the F-N tunnel phenomenon is used, the time necessary for the data write and erase is much longer as compared to the DRAM. In addition, when the data write/erase is repeated, the gate insulating film degrades. Hence, the number of times of writes is limited to some extent.
As a new nonvolatile memory different from the above-described flash memory, a ferroelectric memory (to be referred to as an FeRAM (Ferroelectric RAM) hereinafter) using polarization of a ferroelectric or a ferromagnetic memory (to be referred to as an MRAM (Magnetoresist RAM) hereinafter) using the magnetoresistance of a ferromagnetic has received a great deal of attention and been studied extensively. The FeRAM is already put into practical use and therefore expected to replace not only a portable memory but also a logic DRAM if various problems can be solved.
Examples of the ferromagnetic are an oxide ferroelectric (also called a ferroelectric ceramic), a polymer ferroelectric represented by polyvinylidene fluoride (PVDF), and a fluoride ferroelectric such as BaMgF4. In the oxide ferroelectric and fluoride ferroelectric, polarization reverses due to a slight displacement of atoms which are causing the polarization. On the other hand, in the polymer ferroelectric, polarization reverses as individual molecular chains rotate, whose elementary process is a change in conformation (bonding form) of molecular chains which are bonded long by covalent bond.
Oxide ferroelectrics are classified into perovskite ferroelectrics such as BaTiO3 and PbTiO3, pseudo-ilmenite ferroelectrics such as LiNbO3 and LiTaO3, tungsten-bronze (TB) ferroelectrics such as PbNb3O6 and Ba2NaNb5O15, bismuth layer-structured ferroelectrics (BLSF) such as SrBi2Ta2O9 and Bi4Ti3O12, and pyrochlore ferroelectrics such as La2Ti2O7.
Polymer ferroelectrics represented by polyvinylidene fluoride (PVDF) also includes P(VDF/TrFF), i.e., a copolymer of vinylidene fluoride (PDV) and ethylene trifluoride and is prepared by polymerization of a polymer. For further information about ferroelectrics, see “Development and Application of Ferroelectric Materials” edited by Tadashi Shiosaki, CMC Co. Ltd.
Of the above-described ferroelectric materials, the oxide ferroelectrics are mainly used for an FeRAM. Of the oxide ferroelectrics, ferroelectrics having a perovskite structure (to be referred to as perovskite ferroelectrics hereinafter) and, more particularly, lead-based ferroelectrics represented by Pb(Zr,Ti)O3(PZT) are widely used. However, use of lead-containing substances and lead oxides is restricted by the Industrial Safety and Health Law because of concerns about influence on the ecological system and an increase in environmental load. They are therefore being restricted in Europe and U.S.A. from the viewpoint of ecology and pollution control.
Non-lead (lead-free) ferroelectric materials equivalent to the performance of lead-based ferroelectrics have received a great deal of attention on a worldwide basis under the recent necessity for reducing the environmental load. Especially, lead-free perovskite ferroelectrics and bismuth layer-structured ferroelectrics (BLSF) are thought to be most promising. In fact, polarization amounts in these materials are smaller than in the lead-based ferroelectrics, and many unsolved problems still remain in both film formation and process.
FeRAMs that are expected to replace flash memories are mainly classified into stacked memories and FET memories. Stacked FeRAMs are also called 1-transistor/1-capacitor FeRAMs which are categorized in accordance with the structure into FeRAMs with a stacked capacitor as shown in
The stacked FeRAM shown in
This structure has a function of extracting “on” or “off” data by detecting the direction of polarization of the dielectric layer 12712 made of a ferroelectric as a current flowing between the source and drain (channel 12721). The structure has nonvolatility because the polarization of the ferroelectric can be held even without voltage application. In this structure, however, since data is destroyed in the data read, the data must be rewritten, and the speed is therefore low. Additionally, since the area occupied by one element is large, the structure is unsuitable for increasing integration.
In addition to the above-described stacked FeRAMs, FET FeRAMs are expected as FeRAMs of next generation. FET FeRAMs are also called 1-transistor FeRAMs which are categorized in accordance with the structure into MFS (Metal-Ferroelectric-Semiconductor) FeRAMs in which ferroelectric films are arranged in place of the gate electrode of a MOSFET and the gate insulating film in the channel region, MFMIS (Metal-Ferroelectric-Metal-Insulator-Semiconductor) FeRAMs in which a ferroelectric film is arranged on the gate electrode of a MOSFET, and MFIS (Metal-Ferroelectric-Insulator-Semiconductor) FeRAMs as shown in
In the MFIS shown in
In this FeRAM, polarization of a ferroelectric is applied to the operation of a MOSFET. The FeRAM has a function of creating, by the polarization state, a state wherein a channel 12821 is formed in the semiconductor surface immediately under the gate insulating film 12804 and a state wherein no channel is formed, reading the current value between the source and drain, and extracting the state as “on” or “off” of an electrical digital signal.
In the FET FeRAM, nondestructive read is possible owing to the operation principle because the polarization amount of the ferroelectric does not change even when data is read out. Hence, a high-speed operation is expected. Since the occupation area can be reduced as compared to the 1-transistor/1-capacitor FeRAM, the FET FeRAM is advantageous in increasing integration. Actually, of the 1-transistor FeRAMs, the MFIS FeRAM (
To implement the above-described structure, a high-quality high-K dielectric film having a polarization characteristic and orientation is formed on an insulating film generally made of an amorphous material. It is however difficult to form a ferroelectric with a high orientation on an insulating film by using an existing film formation method to be described later. For this reason, in the MFIS FeRAM manufactured by the conventional technique, polarization cannot hold because of the polarization reducing field, and data cannot be held for a long time. If the quality of the insulating film formed on the semiconductor is poor, the polarization amount of the ferroelectric further decreases due to a leakage current generated by the electric field. For these reasons, the data holding period (data life) of the operation of the current MFIS FeRAM serving as a memory remains about 10 days. It is far from commercialization.
In the MFMIS FeRAM, a ferroelectric can be formed on a crystal metal electrode (generally Pt or SrRuO2). Hence, a high-quality film can be formed because the ferroelectric need not be formed on an insulating film, unlike the MFIS FeRAM structure. However, no method to stably form a ferroelectric on a metal has been proposed yet. Since the decrease in polarization by the polarization reducing field generated by the insulating film on the semiconductor poses a problem even in this case, long-term data holding cannot be implemented.
In the MFS FeRAM, since no insulating film is necessary on the semiconductor, the decrease in polarization by the polarization reducing field can be avoided in principle. However, since a ferroelectric film formation method such as a sol-gel process or MOCVD requires a high film formation temperature, the surface of the semiconductor such as Si is oxidized or deteriorated, resulting in an oxide film or many defects on the interface. If an oxide film (interface oxide film) is consequently formed in the interface between the semiconductor and ferroelectric, a polarization reducing field is generated, like the MFIS FeRAM.
If no interface oxide film but a number of defect levels are formed on the interface, the influence of stored charges becomes large, and no accurate memory operation is performed. If the formed ferroelectric film has a poor quality, the leakage current flows in the film, and the polarization characteristic cannot be held for a long time, as is pointed out in many reports.
In the above-described FeRAMs, formation of an oxide ferroelectric on a substrate is important. Various formation apparatuses and various thin film formation methods have been tested until now. Examples are CSD (Chemical Solution Deposition) including a sol-gel process and MOD (Metal-Organic Deposition), MOCVD (Metal-Organic Chemical Vapor Deposition) or MOVPE, PLD (Pulse Laser Deposition), LSMCD (Liquid Source Misted Chemical Deposition), EPD (Electro-Phoretic Deposition), RF-sputtering (also called RF sputtering or magnetron sputtering), and ECR sputtering (Electron Cyclotron Resonance sputtering).
The mainstream of these film formation methods is the CSD called a sol-gel process or MOD. In the CSD, a film is formed by dissolving the matrix of a ferroelectric in an organic solvent and repeatedly applying and sintering the resultant solution on a substrate. As a characteristic feature, a ferroelectric film with a relatively large area can be formed by a simple method. As is reported from many institutions, the CSD can form a ferroelectric film having an arbitrary composition by controlling the composition of the solution to be applied.
There are however problems that it may be impossible to form a film because of poor wettability of the substrate to which the solution is applied and that the solvent used to prepare the solution may remain in the formed film so no high film quality can be obtained. Additionally, in the CSD, the sintering temperature must be higher than the Curie temperature of the ferroelectric film. If the temperature or atmosphere cannot be controlled well, no high-quality film is obtained at all.
Ferroelectric film formation by methods except the CDS have also been tested. For example, the PLD has attracted attention, in which a ferroelectric film having high quality can be formed by sputtering a target of a ferroelectric material with a strong laser source such as an excimer laser. In this method, however, the area of the laser irradiated portion in the target plane is very small, and the material sputtered and supplied from the small irradiated plane has a large distribution. For this reason, in the PLD, a large in-plane distribution is formed in the thickness or quality of the ferroelectric formed on the substrate. There is also a serious problem in reproducibility because the properties change even under the same formation conditions.
However, these properties are suitable for specifically examining conditions. A combinatorial method has received attention as a method of examining the film formation properties by using the above-described properties. However, from the industrial viewpoint, a method capable of forming a large-area film with good reproducibility is essential. It is difficult to industrially use the current PLD.
In addition to the above-described various film formation methods, a sputtering method (to be also simply referred to as sputtering) has received a great deal of attention as a ferroelectric film formation method. Sputtering is a promising film formation apparatus/method because neither dangerous gas nor toxic gas need be used, and a deposited film can have a relatively good surface roughness (surface morphology). In sputtering, a reactive sputtering apparatus/method is considered as a promising apparatus/method for obtaining a ferroelectric film with a stoichiometric composition, in which any oxygen or nitrogen defect is prevented by supplying oxygen gas or nitrogen gas.
In the conventionally used RF sputtering method (conventional sputtering), a compound (sintered body) target is used to deposit an oxide ferroelectric. In the conventional sputtering, however, when an oxide ferroelectric is formed by using argon as an inert gas and oxygen as a reactive gas, oxygen in the ferroelectric film formed on the substrate is not sufficiently captured so no ferroelectric with high quality can be obtained.
For this reason, after the ferroelectric is deposited, the quality of the ferroelectric film formed on the substrate must be improved by executing a heat treatment called annealing in oxygen by using a furnace. In the conventional sputtering, hence, a process called annealing is added, and the manufacturing process becomes complex. In the annealing process, since control is done to obtain a predetermined quality, the conditions such as the temperature must be controlled strictly. Furthermore, annealing may be impossible depending on the material of the formed film.
An example of the method of improving the quality of a sputter film is ECR (Electron Cyclotron Resonance) sputtering. In this method, plasma is produced by ECR. The substrate is irradiated with a plasma flow generated by using the divergent magnetic field of the plasma. Simultaneously, a high frequency or negative DC voltage is applied between the target and ground. Ions in the plasma flow generated by ECR are introduced and made to collide against the target to execute sputtering, thereby depositing a film on the substrate.
In the conventional sputtering, no stable plasma can be obtained without a gas pressure of about 0.1 Pa or more. In the ECR sputtering, stable plasma is obtained at a pressure on the order of 0.01 Pa. In the ECR sputtering, since particles generated by ECR by using a high frequency or high negative DC voltage are caused to strike the target to execute sputtering, sputtering can be done at a low pressure.
In the ECR sputtering, the substrate is irradiated with the ECR plasma flow and sputtered particles. Ions in the ECR plasma flow have an energy of 10 to several ten eV by the divergent magnetic field. In addition, since the plasma is produced and transported at such a low pressure that a gas behaves as a molecular flow, the ion current density of the ions that arrive at the substrate can also be ensured high. Hence, the ions in the ECR plasma give an energy to the material particles which are sputtered and come onto the substrate and also promote the bonding reaction between the material particles and oxygen. Hence, the quality of the deposited film is improved.
As a characteristic feature of ECR sputtering, a high-quality film can be formed at a low substrate temperature. For further information about how to deposit a high-quality thin film by ECR sputtering, see, e.g., Japanese Patent Nos. 2814416 and 2779997 and Amazawa et al., “J. Vac. Sci. Technol.”, B 17, No. 5, 2222 (1999). The ECR sputtering is suitable for forming a very thin film such as a gate insulating film while controlling the thickness well because of the relatively stable film deposition rate. The surface morphology of the film deposited by ECR sputtering is flat on the order of atomic scale. Hence, the ECR sputtering can be regarded as a promising method not only for forming a gate insulating film with high permittivity but also for forming a ferroelectric film necessary for the above-described FeRAM or a metal electrode film.
In some reports, a ferroelectric film using ECR sputtering is also examined. For example, Japanese Patent Laid-Open Nos. 10-152397 and 10-152398 and Matsuoka et al., “J. Appl. Phys.”, 76 (3), 1768 (1994) include reports of a ferroelectric containing barium or strontium. Watazu et al., “Powder and Powder Metallurgy”, No. 44, p. 86, 1997 reports the manufacture of Ba2NaNi5O15. Masumoto et al., “Appl. Phys. Lett.”, 58, 243 (1991).
Predecessors tried to select conditions to form a film made of a ferroelectric material by regarding the ECR sputtering as similar to the conventional sputtering. Hence, even when a ferroelectric film is formed by using the ECR sputtering, no satisfactory ferroelectricity applicable to the FeRAM cannot be obtained so far.
Under the above-described circumstances surrounding the memories, a technique has been proposed (Japanese Patent Laid-Open No. 7-263646), in which the resistance value of a ferroelectric layer 12902 directly formed on a semiconductor substrate 12901 is changed, thereby implementing the memory function, as shown in
The structure proposed in patent reference 6 shown in
The current-voltage hysteresis observed in the element shown in
The present invention has been made to solve the above-described problems, and has as its object to provide an element capable of obtaining a stable operation by using a metal oxide and, e.g., forming a memory device capable of holding data more stably.
A bistable resistance value acquisition device according to the present invention comprises at least a first metal oxide layer which is made of a metal oxide containing at least two metals, is formed on a substrate, and has a predetermined thickness, a first electrode which is formed on one surface of the first metal oxide layer, and a second electrode which is formed on the other surface of the first metal oxide layer.
In the bistable resistance value acquisition device, a third electrode spaced apart from the second electrode may be provided on the other surface of the first metal oxide layer. In this case, a 3-terminal element can be constructed by a gate electrode formed from the first electrode, a source electrode formed from the second electrode, and a drain electrode formed from the third electrode.
The bistable resistance value acquisition device may further comprise at least a second metal oxide layer which is made of the metal oxide, is formed on the substrate, and has a predetermined thickness, and a fourth electrode which is provided on the second metal oxide layer, wherein the first electrode, the first metal oxide layer, the second metal oxide layer, and the fourth electrode may be connected in series in an order named.
The bistable resistance value acquisition device may further comprise an insulating layer which is formed in contact with at least one of one surface and the other surface of the first metal oxide layer. The bistable resistance value acquisition device may further comprise an insulating layer which is formed in contact with at least one of one surface and the other surface of the second metal oxide layer. The bistable resistance value acquisition device may further comprise at least an amorphous layer in an amorphous state which is formed on the substrate, a plurality of elements each of which includes the first electrode made of a conductive material in a crystalline state and formed on the amorphous layer, the first metal oxide layer formed on the first electrode, and the second electrode formed on the first metal oxide layer, and an isolation layer which is made of the metal oxide and formed on the amorphous layer between the elements, wherein the plurality of elements may be isolated by the isolation layer. In this case, the first metal oxide layer and the isolation layer may be formed integrally.
In the bistable resistance value acquisition device, a resistance value of the metal oxide changes depending on an electrical signal supplied between the first electrode and the second electrode. For example, the metal oxide changes to a first state having a first resistance value upon application of a voltage having not less than a first voltage value and a second state having a second resistance value different from the first resistance value upon application of a voltage having not more than a second voltage value with a polarity different from the first voltage value. Alternatively, the metal oxide changes to a first state having a first resistance value upon application of a voltage more than a first voltage value and a second state having a second resistance value larger than the first resistance value upon application of a voltage more than a second voltage value in a range not more than the first voltage.
In the bistable resistance value acquisition device, the metal oxide comprises at least a base layer made of at least a first metal and oxygen, and a plurality of fine particles made of the first metal, a second metal, and oxygen and dispersed in the base layer. At this time, the base layer need only be made of the first metal, the second metal, and oxygen in which a content of the second metal is smaller in comparison with a stoichiometric composition. The base layer may contain the first metal, the second metal, and a column crystal of oxygen. The metal oxide may comprise a metal oxide monolayer in at least one of a column-crystal state and an amorphous state, which is arranged in contact with the base layer and made of at least the first metal and oxygen. In the metal oxide monolayer, a content of the second metal is smaller in comparison with a stoichiometric composition of the first metal, the second metal, and oxygen. The metal oxide monolayer does not contain the fine particles. The first metal is titanium, the second metal is bismuth, and the base layer need only be in amorphous state and be formed from a layer containing titanium in an excessive amount relative to a stoichiometric composition. In the bistable resistance value acquisition device, the metal oxide may be a ferroelectric.
In the bistable resistance value acquisition device, the first electrode need only be made of at least one of ruthenium and platinum and have at least one of a single-layer structure made of a single material and a layered structure made of a plurality of materials. The substrate may be made of a conductive material. The first electrode may be identical to the substrate.
A bistable resistance value acquisition device manufacturing method according to the present invention is a method of manufacturing a bistable resistance value acquisition device including at least a first metal oxide layer which is made of a metal oxide containing at least two metals, is formed on a substrate, and has a predetermined thickness, a first electrode which is formed on one surface of the first metal oxide layer, and a second electrode which is formed on the other surface of the first metal oxide layer, which comprises the first step of producing a first plasma made of an inert gas and oxygen gas which are supplied at a predetermined composition ratio, applying a negative bias to a target made of at least a first metal and a second metal and causing particles generated from the first plasma to collide against the target to cause a sputtering phenomenon, and depositing a material of the target, thereby forming the first metal oxide layer made of a metal oxide containing the first metal, the second metal, and oxygen, wherein the first plasma is an electron cyclotron resonance plasma which is produced by electron cyclotron resonance and receives kinetic energy from a divergent magnetic field, and the substrate is heated to a predetermined temperature.
The bistable resistance value acquisition device manufacturing method further comprises the second step of irradiating a surface of a layer made of the metal oxide with a second plasma made of an inert gas and a reactive gas which are supplied at a predetermined composition ratio, wherein the second plasma need only be an electron cyclotron resonance plasma which is produced by electron cyclotron resonance and receives kinetic energy from a divergent magnetic field. The reactive gas need only be oxygen gas. In the first step, the substrate is preferably heated to a temperature not more than a Curie temperature of the metal oxide. A voltage to control ion energy generated by the plasma may be applied to the substrate. The first metal only need be titanium, and the second metal only need be bismuth. The target need only be made of at least the first metal, the second metal, and oxygen.
A metal oxide thin film according to the present invention comprises at least a base layer which is made of at least a first metal and oxygen, and a plurality of microcrystalline grains (e.g., microcrystalline grains having a stoichiometric composition) which are made of the first metal, a second metal, and oxygen and dispersed in the base layer.
A metal oxide thin film forming method according to the present invention comprises the step of producing a first plasma made of an inert gas and oxygen gas which are supplied at a predetermined composition ratio, applying a negative bias to a target made of at least a first metal and a second metal and causing particles generated from the first plasma to collide against the target to cause a sputtering phenomenon, and depositing a material of the target on a substrate, thereby forming, on the substrate, a metal oxide thin film including at least a base layer which is made of at least the first metal and oxygen, and a plurality of fine particles which are made of the first metal, a second metal, and oxygen and dispersed in the base layer, wherein the first plasma is an electron cyclotron resonance plasma which is produced by electron cyclotron resonance and receives kinetic energy from a divergent magnetic field, and the substrate is heated to a predetermined temperature. The first metal is titanium, and the second metal is bismuth.
As described above, according to the present invention, an element is formed by preparing a first electrode on one surface of a first metal oxide layer made of a metal oxide containing at least two metals and having a predetermined thickness, and a second electrode on the other surface. Hence, an element capable of obtaining a stable operation by using a metal oxide can be provided so that, e.g., a memory device capable of holding data more stably can be formed.
d show results obtained by observing, with a transmission electron microscope, the sections of thin films formed as structure examples of a ferroelectric layer 104, in which
An embodiment of the present invention will be described below with reference to the accompanying drawings.
The substrate 101 can be made of any one of a semiconductor, insulator, and conductive material such as a metal. When the substrate 101 is made of an insulating material, the insulating layer 102 can be omitted. When the substrate 101 is made of a conductive material, the insulating layer 102 and lower electrode layer 103 can be omitted. In this case, the substrate 101 made of the conductive material serves as a lower electrode.
The lower electrode layer 103 and upper electrode 105 need only be made of a transition metal including noble metals such as platinum (Pt), ruthenium (Ru), gold (Au), and silver (Ag). The lower electrode layer 103 and upper electrode 105 may be made of a compound such as a nitride, oxide, or fluoride of a transition metal, such as titanium nitride (TiN), hafnium nitride (HfN), strontium ruthenate (SrRuO2), zinc oxide (ZnO), indium tin oxide (ITO), or lanthanum fluoride (LaF3), or a composite film formed by stacking them.
The ferroelectric layer 104 is made of an oxide ferroelectric. The ferroelectric layer 104 need only be made of, e.g., a material having a perovskite structure, a material having a pseudo-ilmenite structure, a material having a tungsten-bronze structure, a material having a bismuth layer-structure, or a material having a pyrochlore structure. Examples are BaTiO3, Pb(Zr,Ti)O3, (Pb,La)(Zr,Ti)O3, LiNbO3, LiTaO3, PbNb3O6, PbNaNb5O15, Cd2Nb2O7, Pb2Nb2O7, Bi4Ti3O12, (Bi,La)4Ti3O12, and SrBi2Ta2O9.
The ferroelectric layer 104 is made of a material such as an oxide, nitride, or fluoride which contains at least two metals and generally exhibits ferroelectric properties. A state wherein no ferroelectric properties are exhibited depending on the film thickness condition is also included. A “ferroelectric” to be described below also indicates a metal compound which contains at least two metals and generally exhibits ferroelectric properties.
A detailed example of the ferroelectric element shown in
The ferroelectric layer 104 will be described next in more detail. As shown in the enlarged view of
According to the ferroelectric element using the ferroelectric layer 104, a functional element that holds two states can be implemented, as will be described later. The characteristics of the ferroelectric element shown in
When the voltage exceeds 0.5 V, the positive current value starts abruptly increasing. After the voltage is increased up to about 1 V, the positive voltage is decreased. Even when the voltage decreases from 1 V to about 0.7 V, the positive current value further increases. When the voltage is lower than about 0.7 V, the current value also starts decreasing. At this time, the positive current readily flows as compared to the previous state. The current value is about 1.3 A/cm2 at 0.1 V (100 times the previous current value). When the applied voltage is returned to 0, the current value also becomes 0.
Next, a negative voltage is applied to the upper electrode 105. In this state, when the negative voltage is low, a relatively large negative current flows according to the previous hysteresis. When the applied negative voltage is changed up to about −0.5 V, the negative current suddenly starts decreasing. Even when the applied negative voltage is changed up to about −1 V, the negative current value continuously decreases. Finally, the applied negative voltage is decreased from −1 V to 0 V, the negative current value further decreases together and returns to 0. In this case, the negative current hardly flows and about −0.035 A/cm2 at −0.1 V.
The above-described hysteresis of the current flowing in the ferroelectric layer 104 can be regarded as being generated because the resistance value of the ferroelectric layer 104 changes depending on the voltage applied to the upper electrode 105. When a positive voltage VW1 with a predetermined magnitude or more is applied, the ferroelectric layer 104 changes to a “low resistance state” (data “1”) wherein the current easily flows. When a negative voltage VW0 with a predetermined magnitude is applied, the ferroelectric layer 104 changes to a “high resistance state” (data “0”) wherein the current hardly flows.
The ferroelectric layer 104 has the two stable states, i.e., low resistance state and high resistance state. Each state remains unless the above-described positive or negative voltage with a predetermined magnitude or more is applied. The value of VW1 is about +1 V. The value of VW0 is about −1 V. The resistance ratio of the high resistance state to the low resistance state is about 10 to 100. When the above-described phenomenon that the resistance of the ferroelectric layer 104 is switched by the voltage is used, a nonvolatile functional element capable of a nondestructive read operation can be implemented by the ferroelectric element shown in
When a DC voltage is used, the memory operation of the ferroelectric element shown in
On the other hand, when a negative voltage with the magnitude VW0 or more is applied, the ferroelectric layer 104 changes to the high resistance state so that data “0” can be written. This state can be read out by measuring a current value JR0 at the read voltage VR (JR1/JR0≈10 to 100). When the electrodes are not energized, the ferroelectric layer 104 has nonvolatility to hold each state. Except in the write and read, no voltage need be applied. This element can also be used as a switching element to control the current.
The calculated ON/OFF ratio tends to gradually decrease over time but falls within a range where data discrimination is sufficiently possible. The ON/OFF ratio 1,000 min after, which is predicted from the extrapolated line (broken line) by the calculation result indicated by dots in
An example of a method of manufacturing the ferroelectric element shown in
As shown in
For example, Ar gas is supplied at a flow rate of 20 sccm into a plasma production chamber whose internal pressure is set on the order of 10−5 Pa. The internal pressure is set to about 10−3 to 10−2 Pa. A microwave of 2.45 GHz (about 500 W) and a magnetic field of 0.0875 T are supplied to set the electron cyclotron resonance condition, thereby producing Ar plasma in the plasma production chamber. Note that sccm is the unit of flow rate and indicates that a fluid at 0° C. and 1 atmospheric pressure flows 1 cm3 in 1 min. T (tesla) is the unit of magnetic flux density, and 1 T=10,000 gauss.
The plasma produced by the above-described method is output from the plasma production chamber to the process chamber side by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power of 13.56 MHz (e.g., 500 W) is supplied from a high-frequency power supply to the silicon target placed at the outlet of the plasma production chamber. When Ar ions collide against the silicon target, a sputtering phenomenon occurs to sputter Si particles. The Si particles sputtered from the silicon target reach the surface of the substrate 101 together with the plasma output from the plasma production chamber and the oxygen gas which is supplied and activated by the plasma and are oxidized to silicon dioxide by the activated oxygen. With the above process, the insulating layer 102 made of silicon dioxide and having a thickness of, e.g., about 100 nm can be formed on the substrate 101 (
The insulating layer 102 ensures insulation to prevent a voltage from leaking to the substrate 101 and influencing desired electrical characteristics when a voltage is applied between the lower electrode layer 103 and upper electrode 105 to be formed later. For example, a silicon oxide film formed by oxidizing the surface of the silicon substrate by thermal oxidation may be used as the insulating layer 102. The insulating layer 102 may be made of any other insulating material except silicon oxide if the insulating properties can be ensured. The thickness of the insulating layer 102 need not always be 100 nm and may be smaller or larger. In the above-described formation of the insulating layer 102 by ECR sputtering, the substrate 101 is not heated. However, the film may be formed while heating the substrate 101.
After the insulating layer 102 is formed in the above-described manner, a ruthenium film is formed on the insulating layer 102 by similar ECR sputtering using pure ruthenium (Ru) as a target, thereby forming the lower electrode layer 103, as shown in
The magnetic field of the electron cyclotron resonance condition is given to the plasma production chamber. Then, a microwave of 2.45 GHz (about 500 W) is supplied into the plasma production chamber to produce ECR plasma of Ar and Xe in it. The produced ECR plasma is output from the plasma production chamber to the process chamber side by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power of 13.56 MHz (e.g., 500 W) is supplied to the ruthenium target placed at the outlet of the plasma production chamber. The sputtering phenomenon occurs to sputter Ru particles from the ruthenium target. The Ru particles sputtered from the ruthenium target reach the surface of the insulating layer 102 on the substrate 101 and are deposited.
With the above process, the lower electrode layer 103 having a thickness of, e.g., about 10 nm can be formed on the insulating layer 102 (
As described above, in forming the Ru film by ECR sputtering, the substrate 101 is heated to 400° C. However, the substrate need not always be heated. However, if the substrate is not heated, the adhesion of ruthenium to silicon dioxide becomes low, and the film may peel off. To prevent peeling, the film is formed preferably while heating the substrate.
After the lower electrode layer 103 is formed in the above-described manner, the ferroelectric layer 104 is formed on the lower electrode layer 103 to a thickness to just cover its surface, as shown in
Formation of the ferroelectric layer 104 will be described in detail. The substrate 101 is heated to 300° C. to 700° C. Ar gas as a rare gas is supplied into the plasma production chamber at a flow rate of, e.g., 20 sccm to set the pressure on the order of, e.g., 10−3 to 10−2 Pa. In this state, the magnetic field of the electron cyclotron resonance condition is given to the plasma production chamber. Then, a microwave of 2.45 GHz (about 500 W) is supplied into the plasma production chamber to produce ECR plasma in it.
The produced ECR plasma is output from the plasma production chamber to the process chamber side by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power of 13.56 MHz (e.g., 500 W) is supplied to the sintered body target placed at the outlet of the plasma production chamber. When Ar particles collide against the sintered body target, the sputtering phenomenon occurs to sputter Bi particles and Ti particles.
The Bi particles and Ti particles sputtered from the sintered body target reach the surface of the heated lower electrode layer 103 together with the ECR plasma output from the plasma production chamber and the oxygen gas activated by the output ECR plasma and are oxidized by the activated oxygen. The oxygen (O2) gas serving as a reactive gas is supplied at a flow rate of, e.g., 1 sccm separately from the Ar gas, as will be described later. Although the sintered body target contains oxygen, any shortage of oxygen in the deposited film can be prevented by supplying oxygen. With the above-described film formation by ECR sputtering, the ferroelectric layer 104 having a thickness of, e.g., about 40 nm can be formed (
The film quality may be improved by irradiating the formed ferroelectric layer 104 with ECR plasma of an inert gas and a reactive gas. As the reactive gas, not oxygen gas but nitrogen gas, fluorine gas, or hydrogen gas can be used. The film quality improvement can also be applied to formation of the insulating layer 102. The ferroelectric layer 104 may be formed at a low substrate temperature of 300° C. or less and then annealed (heat-treated) in an appropriate gas atmosphere such as oxygen atmosphere to greatly improve the properties of the film.
After the ferroelectric layer 104 is formed in the above-described way, the upper electrode 105 made of Au and having a predetermined area is formed on the ferroelectric layer 104, as shown in
The above-described layer formation by ECR sputtering is done by using an ECR sputtering apparatus shown in
A ring-shaped target 505 surrounds the opening region of the process chamber 501 to which plasma is supplied from the plasma production chamber 502. The target 505 is placed in a container 505a made of an insulator. The inner surface of the target 505 is exposed to the interior of the process chamber 501. A high-frequency power supply 522 is connected to the target 505 through a matching unit 521 so that a high frequency of, e.g., 13.56 MHz can be applied. If the target 505 is made of a conductive material, a negative DC voltage may be applied. The target 505 may have not the circular shape but a polygonal shape when viewed from the upper side.
The plasma production chamber 502 communicates with a vacuum waveguide 506. The vacuum waveguide 506 is connected to a waveguide 508 through a quartz window 507. A magnetic coil (magnetic field formation means) 510 is provided around the plasma production chamber 502 and at the upper portion of the plasma production chamber 502. The microwave generation unit, waveguide 508, quartz window 507, and vacuum waveguide 506 form a microwave supply means. A mode converter may be provided midway in the waveguide 508.
An operation example of the ECR sputtering apparatus shown in
The ECR plasma forms a plasma flow in the direction of the substrate holder 504 by the divergent magnetic field from the magnetic coil 510. Of the produced plasma, electrons are passed through the target 505 and attracted to the side of the substrate 101 by the divergent magnetic field formed by the magnetic coil 510 so that the surface of the substrate 101 is irradiated with the electrons. Simultaneously, positive ions in the ECR plasma are attracted to the side of the substrate 101 to neutralize negative charges by the electrons, i.e., weaken the electric field so that the formed layer is irradiated with the positive ions. During irradiation of the particles, some of the positive ions are bonded to the electrons to form neutral particles.
In the thin film formation apparatus shown in
The properties of the Bi4Ti3O12 film as the ferroelectric layer 104 formed by the ECR sputtering will be described next in more detail. The present inventors carefully and repeatedly observed Bi4Ti3O12 film formation using ECR sputtering and found that the composition of the Bi4Ti3O12 film to be formed can be controlled by the temperature and the flow rate of supplied oxygen. In this sputtering film formation, an oxide sintered body target (Bi4Ti3OX) whose composition ratio of bismuth and titanium is 4:3 is used.
As is apparent from
When the oxygen flow rate was as low as 0.8 to 3 sccm, a film of microcrystal or column crystal with the stoichiometric composition of Bi4Ti3O12 was formed. This oxygen range will be defined as an oxygen range C. When the oxygen flow rate was 3 sccm or more, a film with a large proportion of Bi was formed, and the composition deviated from the stoichiometric composition of Bi4Ti3O12. This oxygen range will be defined as an oxygen range D. When the oxygen flow rate was 0.5 to 0.8 sccm, a film with an intermediate characteristic between the oxygen range A and the oxygen range C was formed. This oxygen range will be defined as an oxygen range B.
It has not been known so far that the composition changes between the four ranges of the flow rate of supplied oxygen. This is a characteristic feature in forming a Bi4Ti3O12 film by using a Bi—Ti—O sintered target by ECR sputtering. When film formation is controlled in consideration of these ranges, a film having a desired composition and quality can be obtained. It was also confirmed from another strict measurement result that the film formation condition to make an obtained film certainly exhibit ferroelectricity was the oxygen range C where the stoichiometric composition was realized.
The states of Bi4Ti3O12 thin films formed under various oxygen flow rate conditions, i.e., α in the oxygen range A, β in the oxygen range B, and γ in the oxygen range C shown in
Under the condition β corresponding to an oxygen flow rate of 0.5 sccm, the formed thin film includes two layers, i.e., a metal oxide monolayer 144 containing titanium in an excessive amount relative to the stoichiometric composition of Bi4Ti3O12 and the base layer 141 containing titanium in an excessive amount relative to the stoichiometric composition of Bi4Ti3O12, as shown in
Under the condition γ corresponding to an oxygen flow rate of 1 sccm, the microcrystalline grains 142 are dispersed in the base layer 141, as shown in
The properties of the Bi4Ti3O12 film formed by ECR sputtering also depend on the film formation temperature.
The refractive index behaves similarly in all the oxygen range A, oxygen range C, and oxygen range D. More specifically, in a low temperature range up to about 250° C., the refractive index is as small as about 2, and the characteristic of an amorphous state is indicated. In an intermediate temperature range from 300° C. to 600° C., the refractive index is about 2.6, i.e., close to a bulk reported in papers. It is apparent that crystallization of Bi4Ti3O12 progresses. For further information about these numerical values, see, e.g., Yamaguchi et al., “Jpn. J. Appl. Phys.”, No. 37, p. 5166 (1988).
In a temperature range more than about 600° C., however, the refractive index is high, and the surface morphology (surface roughness) is large. It seems that the crystallinity changes. The temperature is lower than the Curie temperature (675° C.) of Bi4Ti3O12. However, if ECR plasma irradiation on the substrate surface during film formation supplies an energy to increase the substrate temperature and cause deterioration of crystallinity such as oxygen defects, the above-described result has no contradiction. As for the dependence of deposition rate on the temperature, the oxygen ranges exhibit a behavior with same tendency. More specifically, up to about 200° C., the deposition rate increases together with the temperature. However, in the range from about 200° C. to 300° C., the deposition rate abruptly decreases.
When the temperature reaches about 300° C., the deposition rate is constant up to 600° C. The deposition rate was about 1.5 nm/min in the oxygen range A, about 3 nm/min in the oxygen range C, and about 2.5 nm/min in the oxygen range D. From the above-described result, the temperature suitable for forming a Bi4Ti3O12 crystal film falls in the range where the refractive index is close to the bulk, and the deposition rate is constant, i.e., 300° C. to 600° C.
The state of the ferroelectric layer 104 changes depending on the above-described temperature condition in film formation. When the film formation temperature is set as high as 450° C. under the oxygen flow rate condition to obtain the state shown in
Generally, a material which exhibits ferroelectricity cannot maintain the crystallinity at the Curie temperature or more so no ferroelectricity appears. For example, the Curie temperature of a ferroelectric material such as Bi4Ti3O12 containing Bi, Ti, and oxygen is about 675° C. For this reason, at a temperature of about 600° C. or more, the energy given from ECR plasma is also added, and oxygen defects are readily generated. Hence, the crystallinity deteriorates, and the ferroelectricity hardly appears.
It was found by X-ray diffusion analysis that the Bi4Ti3O12 film formed at the oxygen flow rate C in the above-described temperature range (450° C.) is a (117)-oriented film. The Bi4Ti3O12 film formed under these conditions has a thickness of about 100 nm, a sufficient breakdown voltage exceeding 2 MV/cm is obtained. As described above, when a Bi4Ti3O12 film is formed in the range shown in
In the ferroelectric layer 104, the state shown in
As described above, in the film formation condition range where microcrystalline grains are observed, the base layer has an amorphous state or contains a column crystal. In either case, the state of microcrystalline grains is the same, and the observed microcrystalline grains have a size of about 3 to 15 nm. The ferroelectric layer 104 in which microcrystalline grains are observed has two stable states, i.e., low resistance state and high resistance state. In a thin film with the state shown in
According to the metal oxide thin film having the states shown in
An oxide containing a binary metal, i.e., bismuth and titanium has been exemplified above. The characteristic to hold two states can be obtained by any other metal oxide thin film containing at least two metals and oxygen. The characteristic described with reference to
For example, even a metal oxide thin film made of BaTiO3, Pb(Zr,Ti)O3, (Pb,La)(Zr,Ti)O3, LiNbO3, LiTaO3, PbNb3O6, PbNaNb5O15, Cd2Nb2O7, Pb2Nb2O7, (Bi,La)4Ti3O12, or SrBi2Ta2O9 can obtain the same function and effect as in the above-described embodiment if a plurality of microcrystalline grains with a stoichiometric composition are dispersed in a layer in which the content of one metal is smaller in comparison with the stoichiometric composition. In addition, for an oxide containing a binary metal such as bismuth and titanium, when (La,Bi)TiO or (Sr,Bi)TiO is formed by doping lanthanum (La) or strontium (strontium) in the metal oxide thin film, the state of each resistance value can variably be controlled.
In the above-described example, each of the insulating layer on the silicon substrate, the lower electrode layer on the insulating layer, and the ferroelectric layer on the lower electrode layer is formed by ECR sputtering. However, the method of forming each layer is not limited to ECR sputtering. For example, the insulating layer to be formed on the silicon substrate may be formed by thermal oxidation or CVD (Chemical Vapor Deposition) or a conventional sputtering method.
The lower electrode layer may be formed by any other film formation method such as EB deposition, CVD, MBE, IBD, or hot deposition. The ferroelectric layer can also be formed by the above-described MOD, conventional sputtering method, or PLD. However, when ECR sputtering is used, flat and excellent insulating film, metal film, and ferroelectric film can easily be obtained.
The layers may be formed by a continuous process without unloading the structure into the atmospheric by using an apparatus which connects, through vacuum transfer chambers, the process chambers to realize ECR sputtering to form the respective layers. With this arrangement, the substrate to be processed can be transported in vacuum and is therefore prevented from being influenced by disturbance such as water adhesion. Hence, the film quality and interface properties can be improved.
Arraying elements and storing a plurality of data simultaneously in a memory is called “integration”. The degree of integrating elements is called a degree of integration. The structure shown in
The basic idea of the present invention is sandwiching the ferroelectric layer 104 by two electrodes, as shown in
For example, as shown in
As shown in
As shown in
As shown in
As the ferroelectric layer 104, 1103, or 1112 becomes thick, the current flows more hardly, and the resistance increases. When a memory is implemented by using a change in resistance value, the resistance value of in each of the low resistance state and high resistance state is important. For example, when the ferroelectric layer 104, 1103, or 1112 becomes thick, the resistance value in the low resistance state increases. Since it is difficult to ensure a high S/N ratio, the state of the memory is hard to determine. On the other hand, when the ferroelectric layer 104, 1103, or 1112 becomes thin, and the leakage current is dominant, memory information can hardly be held, and the resistance value in the high resistance state decreases. It is therefore difficult to ensure a high S/N ratio.
Hence, the ferroelectric layer 104, 1103, or 1112 preferably has an optimum thickness. For example, when the problem of leakage current is taken into consideration, the ferroelectric layer 104, 1103, or 1112 need only have a thickness of at least 10 nm. When the resistance value in the low resistance state is taken into consideration, the ferroelectric layer 104, 1103, or 1112 is preferably thinner than 300 nm. In experiments conducted by the present inventors, a memory operation was confirmed when the thickness of the ferroelectric layer 104, 1103, or 1112 was 30 to 200 nm.
In the above description, one ferroelectric element has been exemplified. However, a plurality of ferroelectric elements may be arrayed and integrated, as will be described later. For example, as shown in
As shown in
As shown in
As shown in
For example, as shown in the perspective view of
The change in resistance value of the ferroelectric layer 104 can also be controlled by a current. The value of a current which flows when a predetermined voltage is applied to the ferroelectric layer 104 to flow a predetermined current, and then, a voltage of +0.5 V is applied is observed. As shown in
To the contrary, a current value observed after a current of 1×10−4 A or more is supplied to the ferroelectric layer 104 abruptly changes to 0.7 A. As is apparent from this, the resistance of the ferroelectric layer 104 also changes depending on the current flowing to it. That is, two resistance values representing a high resistance state and low resistance state are present. Hence, the ferroelectric element shown in
The resistance change in the ferroelectric layer 104 can also be controlled by a pulse voltage. For example, the value of a current which flows when a DC voltage of +0.3 V is applied to the above-described element in the early stage is measured, as shown in
The value of a current which flows when a pulse voltage of −4 V having a width of 10 μs is applied between the upper electrode 105 and the lower electrode layer 103 once, and then a DC voltage of +0.3 V is applied is measured. Then, the value of a current which flows when a pulse voltage of +5 V having a width of 10 μs is applied between the upper electrode 105 and the lower electrode layer 103 four times, and a DC voltage of +0.3 V is applied is measured. These measurements are repeated a predetermined number of times. After that, the value of a current which flows when a pulse voltage of −4 V having a width of 1 μs is applied between the upper electrode 105 and the lower electrode layer 103 10 times, and then a DC voltage of +0.3 V is applied is measured. The value of a current which flows when a pulse voltage of +5 V having a width of 1 μs is applied between the upper electrode 105 and the lower electrode layer 103 100 times, and then a DC voltage of +0.3 V is applied is measured. Finally, the value of a current which flows when a pulse voltage of −3 V having a width of 100 μs is applied between the upper electrode 105 and the lower electrode layer 103 100 times, and then a DC voltage of +0.3 V is applied is measured.
The current value measured after the above-described pulse voltage application changes as shown in
The voltage and time of the voltage pulse capable of changing the resistance state of the ferroelectric layer 104 can be changed in accordance with the situation. For example, when a voltage pulse of +5 V having a width of 10 as is applied four times to set the high resistance state, and a short pulse of −4 V having a width of 1 μs is applied 10 times, the state can be changed to the low resistance state. When a short pulse of +5 V having a width of 1 μs is applied 100 times in this state, the state can be changed to the high resistance state. When a low voltage pulse of −3 V having a width of 100 μs is applied 100 times in this state, the state can be changed to the low resistance state.
According to the ferroelectric element shown in
According to the element shown in
Other metal materials usable for each electrode of the element shown in
The ferroelectric element in which the ferroelectric layer 104 is formed in contact with the lower electrode layer 103 made of platinum has a current-voltage characteristic shown in
When the voltage exceeds 1 V, the positive current value starts abruptly increasing. After the voltage is increased up to about 1.6 V, the positive voltage is decreased to a voltage value of about 0.5 or less. Then, the current value starts decreasing (low resistance state). At this time, the positive current readily flows as compared to the above-described high resistance state. The current value is about 50 μA at 0.2 V. When the applied voltage is returned to 0, the current value also becomes 0.
Next, a negative voltage is applied to the upper electrode 105. In this state, when the negative voltage is low, a relatively large negative current flows according to the previous hysteresis. When the applied negative voltage is changed up to about −0.3 V, the negative current suddenly starts decreasing. When the applied negative voltage is changed up to about −0.4 V, the negative current value continuously decreases and returns to 0. After that, even when the voltage applied to the upper electrode 105 is changed up to about −0.1 V and then to 0 V, the current rarely flows.
As described above, even when the lower electrode layer 103 made of platinum is used, the ferroelectric layer 104 has the two stable states, i.e., low resistance state and high resistance state. Each state remains unless the above-described positive or negative voltage with a predetermined magnitude or more is applied. Hence, even when the lower electrode layer 103 of the ferroelectric element shown in
A case wherein the lower electrode layer 103 which the ferroelectric layer 104 contacts in the ferroelectric element shown in
When the lower electrode layer 103 is made of titanium nitride, and the positive voltage applied to the upper electrode 105 is swept from 0 V to VW0, the high resistance state is held, as indicated by filled circles in
As described above, even when the lower electrode layer 103 made of titanium nitride is used, the ferroelectric layer 104 has the two stable states, i.e., low resistance state and high resistance state. Each state remains unless the above-described positive or negative voltage with a predetermined magnitude or more is applied. Hence, even when the lower electrode layer 103 of the ferroelectric element shown in
A case wherein the lower electrode layer 103 formed on the insulating substrate 1101 made of quartz in the ferroelectric element shown in
Hence, even when the upper electrode 105 of the ferroelectric element shown in
Generally, a Bi4Ti3O12 crystal is a bismuth layer-structured ferroelectric having a pseudo-perovskite structure. When the film thickness is decreased to 40 nm or less, no clear ferroelectricity is observed because a large leakage current flows, as is known. Even in the ferroelectric layer (metal oxide thin film) of this embodiment, which is made of Bi4Ti3O12 and has the structure shown in
When the leakage current (measured value) is so small that ferroelectricity is observed, the metal oxide thin film of the ferroelectric layer 104 shown in
The applied voltage is sequentially decreased from this state. Unlike the current-voltage characteristic from the initial value, the characteristic shows a tendency not to flow the current. This is because since the voltage is swept and decreased, the amount of charges stored between capacitors decreases over time, and this decrease appears as a negative displacement current. Hence, the leakage current measured here equals a value obtained by adding the above-described displacement current to the leakage current actually flowing in the film. For example, when the voltage is decreased up to +4 V, a current of only about +0.1 nA flows, unlike when the voltage is increased (+1 nA). When the applied voltage is decreased to 0 V, a current of −0.5 nA flows.
When a negative voltage is applied further, for example, a negative current of about −2.3 nA flows at −4 V, and a negative current of about −2.8 nA flows at −5.3 V. When the negative voltage is swept in the positive direction to make it closer to 0, a displacement current opposite to the previous case flows. Since the above-described positive displacement current is observed as a leakage current in addition to the leakage current actually flowing through the film, a current-voltage characteristic different from that observed when the voltage is swept in the negative direction is obtained. For example, a current of only about −0.5 nA flows at −4 V. Even when the applied voltage is set to 0 V, a positive current of +1 nA flows.
As described above, when the leakage current is small, the behavior of the displacement current is dominant. For this reason, a change in current-voltage characteristic caused by the difference in voltage sweep direction (increase or decrease in voltage) is conspicuously observed. However, such a phenomenon occurs because the time-rate change in charge amount between capacitors appears as a positive or negative displacement current which changes depending on the sweep direction. Hence, the phenomenon disappears when the voltage sweep is slowed down. For example, when the current-voltage characteristic is measured at different sweep rates in the same element as described above, the characteristic changes, as shown in
The phenomenon similar to the hysteresis of the current-voltage characteristic shown in
As is generally known, an insulating film or ferroelectric film with a high breakdown voltage causes dielectric breakdown upon application of a high voltage more than 5 V. For example, a case wherein a high voltage is applied to a ferroelectric thin film made of a ferroelectric with a high breakdown voltage and having a thickness of, e.g., 200 nm or more will be described below. As shown in
Contrary to the above-described characteristic of ferroelectrics, the “metal oxide thin film (ferroelectric layer 104) formed by dispersing the plurality of microcrystalline grains of Bi4Ti3O12 with a grain size of about 3 to 15 nm in the base layer containing titanium in an excessive amount relative to the stoichiometric composition of Bi4Ti3O12” as shown in
When a voltage more than 15 V is applied, the current abruptly flows, like the characteristic shown in
As described above, when a high voltage of about +15 V is applied to the ferroelectric layer 104 with a thickness of about 40 nm or more in the film formation initial state with a high breakdown voltage, a characteristic current-voltage characteristic as shown in
In the above-described EO process, a voltage more than 10 V is applied to the element. For this reason, when elements shown in
This energy distribution can be controlled between several eV and several ten eV by the degree of divergence of the divergent magnetic field so that a potential difference from several V to several ten V can be generated between the center and the periphery. Hence, when one end of the interconnection connected to the lower electrode layer 103 of the element shown in
When a plasma is used as described above, a plurality of elements can be subjected to the EO process, as shown in
The voltage value to switch (change) the resistance value of the ferroelectric layer 104 can be controlled by changing the voltage application time, as shown in
A multilevel operation can be implemented in the following way. A multilevel memory (ternary) operation will be described below with reference to
Another embodiment of the present invention will be described below with reference to the accompanying drawings.
The lower electrode layer 3103 and upper electrode 3106 need only be made of a transition metal including noble metals such as platinum (Pt), ruthenium (Ru), gold (Au), and silver (Ag). The lower electrode layer 3103 and upper electrode 3106 may be made of a compound such as a nitride, oxide, or fluoride of a transition metal, such as titanium nitride (TiN), hafnium nitride (HfN), strontium ruthenate (SrRuO2), zinc oxide (ZnO), indium tin oxide (ITO), or lanthanum fluoride (LaF3), or a composite film formed by stacking them.
The insulating layer 3105 need only be made of silicon dioxide, silicon oxynitride, alumina, an oxide such as LiNbO3 containing a light metal such as lithium, beryllium, magnesium, or calcium, or a fluoride such as LiCaAlF6, LiSrAlF6, LiYF4, LiLuF4, or KMgF3. Alternatively, the insulating layer 3105 need only be made of an oxide or nitride of a transition metal such as scandium, titanium, strontium, yttrium, zirconium, hafnium, tantalum, or lanthanum series, a silicate (ternary compound of a metal, silicon, and oxygen) containing the above-described elements, an aluminate (ternary compound of a metal, aluminum, and oxygen) containing these elements, or an oxide or nitride containing at least two of the above elements.
The ferroelectric layer 3104 is made of, e.g., an oxide ferroelectric, like the above-described ferroelectric layer 104. The ferroelectric layer 3104 is made of a material such as an oxide, nitride, or fluoride which contains at least two metals and generally exhibits ferroelectric properties. A state wherein no ferroelectric properties are exhibited depending on the film thickness condition is also included, as described above.
A detailed example of the ferroelectric element shown in
A detailed method of forming the above-described insulating layer 3102, lower electrode layer 3103, ferroelectric layer 3104, insulating layer 3105, and upper electrode 3106 will be described later. They can be formed by sputtering a metal target or sintered target in ECR plasma made of argon gas, oxygen gas, or nitrogen gas by using an ECR sputtering apparatus shown in
An example of a method of manufacturing the ferroelectric element shown in
The insulating layer 3102 is formed on the cleaned and dried substrate 3101. In forming the insulating layer 3102, the ECR sputtering apparatus shown in
In ECR sputtering shown in
A microwave of, e.g., 2.45 GHz (e.g., 500 W) is supplied from a microwave generation unit (not shown) into the plasma production chamber 502 through a waveguide 508, quartz window 507, and vacuum waveguide 506. With this supply of the microwave, Ar plasma is produced in the plasma production chamber 502. Note that sccm is the unit of flow rate and indicates that a fluid at 0° C. and 1 atmospheric pressure flows 1 cm3 in 1 min.
The plasma produced by the above-described method is output from the plasma production chamber 502 to the side of the process chamber 501 by the divergent magnetic field of the magnetic coil 510. In addition, a high-frequency power (e.g., 13.56 MHz or 500 W) is supplied from a high-frequency power supply 522 to the target 505 placed at the outlet of the plasma production chamber 502. When Ar particles collide against the target 505, a sputtering phenomenon occurs to sputter Si particles from the target 505.
After this state is obtained, a shutter (not shown) between the process chamber 501 and the substrate 3101 is opened. The Si particles sputtered from the target 505 reach the surface of the substrate 3101 together with the plasma output from the plasma production chamber 502 and the oxygen gas which is supplied from a reactive gas supply unit 512 and activated by the plasma and are oxidized to silicon dioxide by the activated oxygen.
With the above process, the insulating layer 3102 made of silicon dioxide and having a thickness of, e.g., about 100 nm can be formed on the substrate 3101 (
The insulating layer 3102 ensures insulation to prevent a voltage from leaking to the substrate 3101 and influencing desired electrical characteristics when a voltage is applied between the lower electrode layer 3103 and upper electrode 3106 to be formed later. For example, a silicon oxide film formed by oxidizing the surface of the silicon substrate by thermal oxidation may be used as the insulating layer 3102. The insulating layer 3102 may be made of any other insulating material except silicon oxide if the insulating properties can be ensured. The thickness of the insulating layer 3102 need not always be 100 nm and may be smaller or larger. In the above-described formation of the insulating layer 3102 by ECR sputtering, the substrate 3101 is not heated. However, the film may be formed while heating the substrate 3101.
After the insulating layer 3102 is formed in the above-described manner, the substrate 3101 is unloaded from the apparatus to the atmosphere. The substrate 3101 is fixed on the substrate holder 504 of the same ECR sputtering apparatus as in
Formation of the Ru film will be described in detail. In the ECR sputtering apparatus shown in
A microwave of, e.g., 2.45 GHz (e.g., 500 W) is supplied from the microwave generation unit (not shown) into the plasma production chamber 502 through the waveguide 508, quartz window 507, and vacuum waveguide 506. With this supply of the microwave, a plasma of Ar and Xe is produced in the plasma production chamber 502. The produced plasma is output from the plasma production chamber 502 to the side of the process chamber 501 by the divergent magnetic field of the magnetic coil 510. In addition, a high-frequency power (e.g., 500 W) is supplied from the high-frequency electrode supply unit to the target 505 placed at the outlet of the plasma production chamber 502. When Ar particles collide against the target 505, a sputtering phenomenon occurs to sputter Ru particles from the target 505. The Ru particles sputtered from the target 505 reach the surface of the insulating layer 3102 on the substrate 3101 and are deposited.
With the above process, the lower electrode layer 3103 having a thickness of, e.g., about 10 nm can be formed on the insulating layer 3102 (
As described above, in forming the Ru film by ECR sputtering, the substrate 3101 is heated to 400° C. However, the substrate need not always be heated. However, if the substrate is not heated, the adhesion of ruthenium to silicon dioxide becomes low, and the film may peel off. To prevent peeling, the film is formed preferably while heating the substrate. After Ru is deposited to a desired thickness in the above-described way, an end process is executed by stopping film formation by, e.g., closing the shutter and stopping plasma irradiation by stopping supply of the microwave power. Then, the substrate 3101 can be unloaded.
After the lower electrode layer 3103 is formed in the above-described manner, the substrate 3101 is unloaded from the apparatus to the atmosphere. The substrate 3101 is fixed on the substrate holder 504 of the same ECR sputtering apparatus as in
Formation of the ferroelectric layer 3104 will be described in detail. In the ECR sputtering apparatus shown in
A microwave of, e.g., 2.45 GHz (e.g., 500 W) is supplied from the microwave generation unit (not shown) into the plasma production chamber 502 through the waveguide 508, quartz window 507, and vacuum waveguide 506. With this supply of the microwave, an Ar plasma is produced in the plasma production chamber 502. The produced ECR plasma is output from the plasma production chamber 502 to the side of the process chamber 501 by the divergent magnetic field of the magnetic coil 510. In addition, a high-frequency power (e.g., 500 W) is supplied from the high-frequency electrode supply unit to the target 505 placed at the outlet of the plasma production chamber 502. When Ar particles collide against the target 505, a sputtering phenomenon occurs to sputter Bi particles and Ti particles from the target 505.
The Bi particles and Ti particles sputtered from the target 505 reach the surface of the lower electrode layer 3103 together with the plasma output from the plasma production chamber 502 and the oxygen gas which is supplied from the reactive gas supply unit 512 and activated by the plasma and are oxidized by the activated oxygen. Although the target 505 is a sintered body and contains oxygen, any shortage of oxygen in the film can be prevented by supplying oxygen.
With the above-described film formation by ECR sputtering, the ferroelectric layer 3104 having a thickness of, e.g., about 40 nm can be formed (
After the ferroelectric layer 3104 is formed in the above-described manner, the substrate 3101 is unloaded from the apparatus to the atmosphere. The substrate 3101 is fixed on the substrate holder 504 of the same ECR sputtering apparatus as in
Formation of a metal mode film by Ta—O molecules will be described in detail. In the ECR sputtering apparatus shown in
A microwave of, e.g., 2.45 GHz (e.g., 500 W) is supplied from the microwave generation unit (not shown) into the plasma production chamber 502 through the waveguide 508, quartz window 507, and vacuum waveguide 506. With this supply of the microwave, Ar plasma is produced in the plasma production chamber 502. The produced plasma is output from the plasma production chamber 502 to the side of the process chamber 501 by the divergent magnetic field of the magnetic coil 510. In addition, a high-frequency power (e.g., 500 W) is supplied from the high-frequency electrode supply unit to the target 505 placed at the outlet of the plasma production chamber 502.
When Ar particles collide against the target 505, a sputtering phenomenon occurs to sputter Ta particles from the target 505. The Ta particles sputtered from the target 505 reach the surface of the ferroelectric layer 3104 on the substrate 3101 together with the plasma output from the plasma production chamber 502 and the oxygen gas which is supplied from the reactive gas supply unit 512 and activated by the plasma and are oxidized to tantalum pentoxide by the activated oxygen.
With the above process, a tantalum pentoxide film is formed on the ferroelectric layer 3104. Subsequently, a silicon dioxide film is formed on the tantalum pentoxide film by ECR sputtering using the target 505 made of pure silicon, like silicon dioxide deposition described with reference to
The insulating layer 3105 including the tantalum pentoxide films and silicon dioxide films is used to control the voltage to be applied to the ferroelectric film upon voltage application to the ferroelectric layer 3104. The insulating layer 3105 may have any other structure except the multilayered structure of tantalum pentoxide films and silicon dioxide films if it can control the voltage applied to the ferroelectric layer 3104. The insulating layer 3105 may be a single layer. The thickness is not limited to 5 nm, either. In the above-described ECR sputtering, the substrate 3101 is not heated but may be heated.
When the upper electrode 3106 made of Au and having a predetermined area is formed on the insulating layer 3105, as shown in
As described above, when a high-quality Bi4Ti3O12 film formed by, e.g., ECR sputtering is thinned to about 50 nm or less, the ferroelectricity tends to be small. In addition, when the Bi4Ti3O12 film is made so thick as to flow a certain leakage current, a unique hysteresis appears in the measured current-voltage characteristic. Based on these findings, when these phenomena are notably used, an element to hold two states can be implemented by the element shown in
The characteristics of the ferroelectric element shown in
When a negative voltage is applied to the upper electrode 3106, the flowing current is very small up to −0.8 V, as indicated by (1) in
When a negative voltage is applied again to the upper electrode 3106, a locus to flow a negative current of −10 μA or more is obtained at −0.5 V, as indicated by (3). When the negative voltage is further applied to the upper electrode 3106, a current of −10 μA or more flows at about −0.5 V, as indicated by (3). When a positive voltage is applied to the upper electrode 3106, a positive current flows up to about +0.2 V, as indicated by (4). The current increases to 3 μA at maximum. When the absolute value of the voltage is decreased, the current traces a locus indicated by (4).
When the positive voltage is applied up to 0.2 V, the current traces the locus indicated by (4). After that, as indicated by (5), the value of the flowing current decreases, and no positive current flows. When the positive voltage is further applied to the upper electrode 3106, a locus to rarely flow a current is obtained, as indicated by (6). Even when the absolute value of the voltage is decreased then, the current rarely flows, as indicated by (6). When a negative voltage is applied to the upper electrode 3106, the current rarely flows up to about 0 to −0.8 V, as indicated by (1). Hence, the high resistance state wherein no current flows as in (1) is maintained unless a voltage of −0.8 V or more is applied to the upper electrode 3106 to prevent any sudden current flow as in (2). The state (1) will be referred to as a “negative high resistance mode”.
For example, as indicated by (2), when a voltage of −0.8 V or more is applied to abruptly flow a current, a low resistance state in which the current readily flows is obtained, as indicated by (3). This state is also maintained while a negative voltage is applied to the upper electrode 3106. The state (3) will be referred to as a “negative low resistance mode”.
However, when a positive voltage is applied to the upper electrode 3106, a low resistance state in which the current flows in a positive voltage range from 0 to 0.2 V is obtained, as indicated by (4). This state is also maintained while a positive voltage in the range of 0 to 0.2 V is applied. The state (4) will be referred to as a “positive low resistance mode”.
When a positive voltage of 0.2 V or more is applied, no current flows, and the state changes to a high resistance state, as indicated by (5). In this state, the state wherein the current value has a high resistance is maintained while a positive voltage in the range of 0 to 2 V is applied, as indicated by (6). The state (6) will be referred to as a “positive high resistance mode”.
As described above, the element using a ferroelectric layer shown in
As for the actual current value in each “negative mode” when a voltage of −0.5 V is applied, the current value in the “negative high resistance mode” is −5×10−8 A, and that in the “negative low resistance mode” is −1×10−5 A. The ratio is as high as 200 times. This facilitates each mode identification. The present inventors estimate that the above-described phenomenon occurs when the resistance value of the ferroelectric film dramatically changes depending on the direction and magnitude of the applied voltage.
Since the insulating layer 3105 is provided between the ferroelectric layer 3104 and the upper electrode 3106, carriers can be controlled by the band structure of the insulating layer 3105. More specifically, for example, tantalum pentoxide has a band gap of about 4.5 eV. The energy difference viewed from the Fermi level is about 1.2 eV in the conduction band and 2.3 eV in the valence band. That is, the barrier is higher on the valence band side. Hence, the barrier effect is high for holes in the valence band but low for electrons in the conduction band. For further information, see Wilk et al., “J. Appl. Phys.”, No. 87, p. 484 (2000).
From the above-described characteristic, when, e.g., a tantalum pentoxide film is used as the insulating layer between the electrode and the ferroelectric layer, a phenomenon that electrons readily flow but holes hardly flow can be expected. Actually, as shown in
It was found that when the above-described “low resistance mode” and “high resistance mode” shown in
The write of data “on” is done by abruptly flowing a current by applying a negative voltage of −0.8 V or more to the upper electrode 3106, as indicated by (2) in
The read of data written in the above-described way can easily be done by reading a current value when an appropriate voltage of −0.8 V to +0.8 V is applied to the upper electrode 3106. For example, when the mode state of the element shown in
When the mode state of the element shown in
The above-described read operation of the memory can easily be done only by checking whether the element shown in
The voltage to operate the element shown in
The measured current is maximized about 10 min after and then moderately decreases up to 1,000 min. However, since the current value at this time is 86% of the maximum value, the data can be discriminated without any problem. As is predicted from the extrapolated line of 10,000,000 min corresponding to 10 years shown in
In the above-described example of the present invention, each of the insulating layer on the silicon substrate, the lower electrode layer on the insulating layer, and the ferroelectric layer on the lower electrode layer is formed by ECR sputtering. However, the method of forming each layer is not limited to ECR sputtering. For example, the insulating layer to be formed on the silicon substrate may be formed by thermal oxidation or CVD (Chemical Vapor Deposition) or a conventional sputtering method.
The lower electrode layer may be formed by any other film formation method such as EB deposition, CVD, MBE, or IBD. The ferroelectric layer can also be formed by the above-described MOD, conventional sputtering method, or PLD. However, when ECR sputtering is used, flat and excellent insulating film, metal film, and ferroelectric film can easily be obtained.
In the above-described embodiment, after each layer is formed, the substrate is temporarily unloaded into the atmosphere. However, the layers may be formed by a continuous process without unloading the structure into the atmospheric by using an apparatus which connects, through vacuum transfer chambers, the process chambers to realize ECR sputtering to form the respective layers. With this arrangement, the substrate to be processed can be transported in vacuum and is therefore prevented from being influenced by disturbance such as water adhesion. Hence, the film quality and interface properties can be improved.
As shown in Japanese Patent Laid-Open No. 2003-77911, after each layer is formed, the surface of the formed layer may be irradiated with ECR plasma to improve the properties. After each layer is formed, the formed layer may be annealed (heat-treated) in an appropriate gas atmosphere such as hydrogen atmosphere to greatly improve the properties of each layer.
Arraying elements and storing a plurality of data simultaneously in a memory is called “integration”. The degree of integrating elements is called a degree of integration. The structure shown in
In the above-described embodiment, a DC voltage is applied. However, even when a pulse voltage having an appropriate width and magnitude is applied, the same effect as described above can be obtained. The basic idea of the present invention is arranging an insulating layer in contact with the ferroelectric layer and sandwiching these layers by two electrodes, as shown in
For example, as shown in
As shown in
As shown in
As shown in
As the ferroelectric layer becomes thick, the current flows more hardly, and the resistance increases. When a memory is implemented by using a change in resistance value, the resistance value of in each of the ON state and OFF state is important. For example, when the ferroelectric layer becomes thick, the resistance value in the ON state increases. Since it is difficult to ensure a high S/N ratio, the state of the memory is hard to determine. On the other hand, when the ferroelectric layer becomes thin, and the leakage current is dominant, memory information can hardly be held, and the resistance value in the OFF state increases. It is therefore difficult to ensure a high S/N ratio.
Hence, the ferroelectric layer preferably has an optimum thickness. For example, when the problem of leakage current is taken into consideration, the ferroelectric layer need only have a thickness of at least 10 nm. When the resistance value in the ON state is taken into consideration, the ferroelectric layer is preferably thinner than 200 nm. In experiments conducted by the present inventors, a memory operation was confirmed when the thickness of the ferroelectric layer was 30 to 100 nm. The most satisfactory state was obtained when the thickness of the ferroelectric layer was 50 nm.
A more preferable thickness is present even in the insulating layer on the ferroelectric layer. The thickness will be described by using an example in which an Al2O3 film, SiO2 film, and Ta2O3 film are formed on silicon substrates by ECR sputtering using an Al target, Si target, and Ta target. Each film is formed to a predetermined thickness. An upper electrode made of Al is formed on each film. A current-voltage characteristic is measured by applying a voltage between the silicon substrate and the upper electrode. The current density observed in each thin film at −1 V is observed.
As shown in
For example, when the problem of leakage current is taken into consideration, and an Al2O3 film or SiO2 film is used, the thickness is preferably about 1 to 3 nm. A Ta2O3 film need only have a thickness of at least 3 nm. When the problem of magnitude of the resistance value is taken into consideration, the insulating layer is preferably thicker than 20 nm. In experiments conducted by the present inventors, the above-described memory operation was confirmed when an insulating layer made of SiO2 and Ta2O3 had a thickness of 3 to 5 nm.
In the above description, one ferroelectric element has been exemplified. However, a plurality of ferroelectric elements may be arrayed and integrated, as will be described later. For example, as shown in
A ferroelectric or insulating film has a much lower conductivity than a conductor such as a metal and can therefore be used commonly. In this case, since the working process can be omitted, the productivity can be increased, resulting in large advantage from the industrial viewpoint. When the distance between the ferroelectric elements corresponding to the plurality of upper electrodes 4005 is set in consideration of, e.g., the conductivity, a stable operation can be expected.
As shown in
As shown in
As shown in
Even in the element shown in
The change in resistance value of the ferroelectric layer 3104 can also be controlled by a current. A predetermined voltage is applied to the ferroelectric layer 3104 to flow a predetermined current. Immediately after that, a predetermined voltage (e.g., −0.8 V) is applied between the upper electrode 3106 and the lower electrode layer 3103. The current value then changes as shown in
For example, after a current from 1×10−9 A (inclusive) to 1×10−6 A (exclusive) is supplied between the electrodes, the current value is small, and a high resistance state is obtained. After a current of 1×10−6 A or more is supplied between the electrodes, the value of the flowing current becomes large (e.g., 10 μA), and the state changes to a low resistance state. As is apparent from this, the resistance of the ferroelectric layer 3104 also changes depending on the current flowing to it. That is, two resistance values representing a high resistance state and low resistance state are present. Hence, the element shown in
The resistance change in the ferroelectric layer 3104 can also be controlled by a pulse voltage. For example, as shown in
The above-described pulse voltage application is repeated. The current measured after each pulse voltage application changes as shown in
The voltage and time of the voltage pulse capable of changing the resistance state of the ferroelectric layer 3104 can be changed in accordance with the situation. For example, when a voltage pulse of +5 V having a width of 10 μs is applied four times to set the high resistance state, and a short pulse of −4 V having a width of 1 μs is applied 10 times, the state can be changed to the low resistance state. When a short pulse of +5 V having a width of 1 μs is applied 100 times in this state, the state can be changed to the high resistance state. When a low voltage pulse of −3 V having a width of 100 μs is applied 100 times in this state, the state can be changed to the low resistance state.
A case wherein the element shown in
According to the element shown in
Even in the element shown in
In the above-described EO process, a voltage more than 10 V is applied to the element. For this reason, when a plurality of elements are formed in integration with semiconductor elements as shown in
Still another embodiment of the present invention will be described below with reference to the accompanying drawings.
The lower electrode layer 4703 and upper electrode 4706 need only be made of a transition metal including noble metals such as platinum (Pt), ruthenium (Ru), gold (Au), and silver (Ag). The lower electrode layer 4703 and upper electrode 4706 may be made of a compound such as a nitride, oxide, or fluoride of a transition metal, such as titanium nitride (TiN), hafnium nitride (HfN), strontium ruthenate (SrRuO2), zinc oxide (ZnO), indium tin oxide (ITO), or lanthanum fluoride (LaF3), or a composite film formed by stacking them.
The insulating layer 4704 need only be made of silicon dioxide, silicon oxynitride, alumina, an oxide such as LiNbO3 containing a light metal such as lithium, beryllium, magnesium, or calcium, or a fluoride such as LiCaAlF6, LiSrAlF6, LiYF4, LiLuF4, or KMgF3. Alternatively, the insulating layer 4704 need only be made of an oxide or nitride of a transition metal such as scandium, titanium, strontium, yttrium, zirconium, hafnium, tantalum, or lanthanum series, a silicate (ternary compound of a metal, silicon, and oxygen) containing the above-described elements, an aluminate (ternary compound of a metal, aluminum, and oxygen) containing these elements, or an oxide or nitride containing at least two of the above elements.
The ferroelectric layer 4705 is the same as the above-described ferroelectric layer 104 and ferroelectric layer 3104. The ferroelectric layer 4705 is made of a material such as a metal oxide which contains at least two metals and generally exhibits ferroelectric properties. A state wherein no ferroelectric properties are exhibited depending on the film thickness condition is also included, as described above.
A detailed example of the element shown in
A detailed method of forming the above-described insulating layer 4702, lower electrode layer 4703, insulating layer 4704, ferroelectric layer 4705, and upper electrode 4706 will be described later. They can be formed by sputtering a metal target or sintered target in ECR plasma made of argon gas, oxygen gas, or nitrogen gas by using an ECR sputtering apparatus shown in
An example of a method of manufacturing the element shown in
The insulating layer 4702 is formed on the cleaned and dried substrate 4701. In forming the insulating layer 4702, the above-described ECR sputtering apparatus is used. The substrate 4701 is fixed on a substrate holder 504 in a process chamber 501. Pure silicon (Si) is used as a target 505. The insulating layer 4702 in a metal mode by Si—O molecules is formed on the substrate 4701 to a thickness to just cover its surface by ECR sputtering using argon (Ar) as a plasma gas and oxygen gas.
In ECR sputtering shown in
A microwave of, e.g., 2.45 GHz (e.g., 500 W) is supplied from a microwave generation unit (not shown) into the plasma production chamber 502 through a waveguide 508, quartz window 507, and vacuum waveguide 506. With this supply of the microwave, Ar plasma is produced in the plasma production chamber 502. Note that sccm is the unit of flow rate and indicates that a fluid at 0° C. and 1 atmospheric pressure flows 1 cm3 in 1 min.
The plasma produced by the above-described method is output from the plasma production chamber 502 to the side of the process chamber 501 by the divergent magnetic field of the magnetic coil 510. In addition, a high-frequency power (e.g., 500 W) is supplied from a high-frequency power supply 522 to the target 505 placed at the outlet of the plasma production chamber 502. When Ar particles collide against the target 505, a sputtering phenomenon occurs to sputter Si particles from the target 505.
After this state is obtained, a shutter (not shown) between the process chamber 501 and the substrate 4701 is opened. The Si particles sputtered from the target 505 reach the surface of the substrate 4701 together with the plasma output from the plasma production chamber 502 and the oxygen gas which is supplied from a reactive gas supply unit 512 and activated by the plasma and are oxidized to silicon dioxide by the activated oxygen.
With the above process, the insulating layer 4702 made of silicon dioxide and having a thickness of, e.g., about 100 nm can be formed on the substrate 4701 (
The insulating layer 4702 ensures insulation to prevent a voltage from leaking to the substrate 4701 and influencing desired electrical characteristics when a voltage is applied between the lower electrode layer 4703 and upper electrode 4706 to be formed later. For example, a silicon oxide film formed by oxidizing the surface of the silicon substrate by thermal oxidation may be used as the insulating layer 4702. The insulating layer 4702 may be made of any other insulating material except silicon oxide if the insulating properties can be ensured. The thickness of the insulating layer 4702 need not always be 100 nm and may be smaller or larger. In the above-described formation of the insulating layer 4702 by ECR sputtering, the substrate 4701 is not heated. However, the film may be formed while heating the substrate 4701.
After the insulating layer 4702 is formed in the above-described manner, the substrate 4701 is unloaded from the apparatus to the atmosphere. The substrate 4701 is fixed on the substrate holder 504 of the same ECR sputtering apparatus as in
Formation of the Ru film will be described in detail. In the ECR sputtering apparatus shown in
A microwave of, e.g., 2.45 GHz (e.g., 500 W) is supplied from the microwave generation unit (not shown) into the plasma production chamber 502 through the waveguide 508, quartz window 507, and vacuum waveguide 506. With this supply of the microwave, a plasma of Ar and Xe is produced in the plasma production chamber 502. The produced plasma is output from the plasma production chamber 502 to the side of the process chamber 501 by the divergent magnetic field of the magnetic coil 510. In addition, a high-frequency power (e.g., 500 W) is supplied from the high-frequency electrode supply unit to the target 505 placed at the outlet of the plasma production chamber 502. When Ar particles collide against the target 505, a sputtering phenomenon occurs to sputter Ru particles from the target 505. The Ru particles sputtered from the target 505 reach the surface of the insulating layer 4702 on the substrate 4701 and are deposited.
With the above process, the lower electrode layer 4703 having a thickness of, e.g., about 10 nm can be formed on the insulating layer 4702 (
As described above, in forming the Ru film by ECR sputtering, the substrate 4701 is heated to 400° C. However, the substrate need not always be heated. However, if the substrate is not heated, the adhesion of ruthenium to silicon dioxide becomes low, and the film may peel off. To prevent peeling, the film is formed preferably while heating the substrate. After Ru is deposited to a desired thickness in the above-described way, an end process is executed by stopping film formation by, e.g., closing the shutter and stopping plasma irradiation by stopping supply of the microwave power. Then, the substrate 4701 can be unloaded.
After the lower electrode layer 4703 is formed in the above-described manner, the substrate 4701 is unloaded from the apparatus to the atmosphere. The substrate 4701 is fixed on the substrate holder 504 of the same ECR sputtering apparatus as in
Formation of a metal mode film by Ta—O molecules will be described in detail. In the ECR sputtering apparatus shown in
A microwave of, e.g., 2.45 GHz (e.g., 500 W) is supplied from the microwave generation unit (not shown) into the plasma production chamber 502 through the waveguide 508, quartz window 507, and vacuum waveguide 506. With this supply of the microwave, Ar plasma is produced in the plasma production chamber 502. The produced plasma is output from the plasma production chamber 502 to the side of the process chamber 501 by the divergent magnetic field of the magnetic coil 510. In addition, a high-frequency power (e.g., 500 W) is supplied from the high-frequency electrode supply unit to the target 505 placed at the outlet of the plasma production chamber 502. When Ar particles collide against the target 505, a sputtering phenomenon occurs to sputter Ta particles from the target 505.
The Ta particles sputtered from the target 505 reach the surface of the lower electrode layer 4703 on the substrate 4701 together with the plasma output from the plasma production chamber 502 and the oxygen gas which is supplied from the reactive gas supply unit 512 and activated by the plasma and are oxidized to tantalum pentoxide by the activated oxygen.
With the above process, a tantalum pentoxide film is formed on the lower electrode layer 4703. Subsequently, a silicon dioxide film is formed on the tantalum pentoxide film by ECR sputtering using the target 505 made of pure silicon, like silicon dioxide deposition described with reference to
The insulating layer 4704 including the tantalum pentoxide films and silicon dioxide films is used to control the voltage to be applied to the ferroelectric film upon voltage application to the ferroelectric layer 4705. The insulating layer 4704 may have any other structure except the multilayered structure of tantalum pentoxide films and silicon dioxide films if it can control the voltage applied to the ferroelectric layer 4705. The insulating layer 4704 may be a single layer. The thickness is not limited to 5 nm, either. In the above-described ECR sputtering, the substrate 4701 is not heated but may be heated.
After the insulating layer 4704 is formed in the above-described manner, the substrate 4701 is unloaded from the apparatus to the atmosphere. The substrate 4701 is fixed on the substrate holder 504 of the same ECR sputtering apparatus as in
Formation of the ferroelectric layer 4705 will be described in detail. In the ECR sputtering apparatus shown in
A microwave of, e.g., 2.45 GHz (e.g., 500 W) is supplied from the microwave generation unit (not shown) into the plasma production chamber 502 through the waveguide 508, quartz window 507, and vacuum waveguide 506. With this supply of the microwave, a plasma is produced in the plasma production chamber 502. The produced plasma is output from the plasma production chamber 502 to the side of the process chamber 501 by the divergent magnetic field of the magnetic coil 510. In addition, a high-frequency power (e.g., 500 W) is supplied from the high-frequency electrode supply unit to the target 505 placed at the outlet of the plasma production chamber 502. When Ar particles collide against the target 505, a sputtering phenomenon occurs to sputter Bi particles and Ti particles from the target 505.
The Bi particles and Ti particles sputtered from the target 505 reach the surface of the insulating layer 4704 together with the plasma output from the plasma production chamber 502 and the oxygen gas which is supplied from the reactive gas supply unit 512 and activated by the plasma and are oxidized by the activated oxygen. The oxygen (O2) gas need only be supplied from the matching unit 521 at a flow rate of, e.g., about 1 sccm. Although the target 505 is a sintered body and contains oxygen, any shortage of oxygen in the film can be prevented by supplying oxygen.
With the above-described film formation by ECR sputtering, the ferroelectric layer 4705 having a thickness of, e.g., about 40 nm can be formed (
When the upper electrode 4706 made of Au and having a predetermined area is formed on the ferroelectric layer 4705, as shown in
According to this embodiment, the insulating layer 4704 is formed, and in this state, the ferroelectric layer 4705 is formed on it. As a result, in forming the ferroelectric layer 4705 by the above-described ECR sputtering, the ferroelectric film can be formed without degrading the morphology of the surface of the underlying metal film or the surface of the ferroelectric film. For example, if the underlying layer is made of a metal material which is readily oxidized, the surface of the underlying layer may be partially oxidized in the above-described formation of the ferroelectric layer 4705, resulting in degradation in morphology. However, according to this embodiment, the ferroelectric layer 4705 can be formed while keeping the good surface morphology of the underlying layer. Hence, the ferroelectric layer 4705 with higher quality can be obtained.
The characteristics of the element shown in
When a positive voltage is applied to the upper electrode 4706, the flowing current is very small in the range of 0 to 1.0 V, as indicated by (1) in
When a positive voltage is applied again to the upper electrode 4706, a locus to flow a positive current of 0.1 A/cm2 or more is obtained at about 0.8 V, as indicated by (3). When the positive voltage is further applied to the upper electrode 4706, a current of 0.1 A/cm2 or more flows at about 0.8 V, as indicated by (3).
When a negative voltage is applied to the upper electrode 4706, a negative current flows up to about −0.2 V, as indicated by (4). The current increases to −1.5×10−2 A/cm2 at maximum. When the absolute value of the voltage is decreased, the current traces a locus indicated by (4).
When the negative voltage is applied up to −0.2 V, the current traces the locus indicated by (4). After that, as indicated by (5), the value of the flowing current decreases, and no negative current flows. When the negative voltage is further applied to the upper electrode 4706, a locus to rarely flow a current is obtained, as indicated by (6). Even when the absolute value of the voltage is decreased then, the current rarely flows, as indicated by (6). When a positive voltage is applied to the upper electrode 4706, the current rarely flows up to 0 to 1.0 V, as indicated by (1).
Hence, the high resistance state wherein no current flows as in (1) is maintained unless a voltage of 1.1 V or more is applied to the upper electrode 4706 to prevent any sudden current flow as in (2). The state (1) will be referred to as a “positive high resistance mode”.
For example, as indicated by (2), when a voltage of 1.1 V or more is applied to abruptly flow a current, a low resistance state in which the current readily flows is obtained, as indicated by (3). This state is also maintained while a positive voltage is applied to the upper electrode 4706. The state (3) will be referred to as a “positive low resistance mode”.
However, when a negative voltage is applied to the upper electrode 4706, a low resistance state in which a small current flows in the early stage in a negative voltage range from 0 to −0.2 V is obtained, as indicated by (4). This state is also maintained while a negative voltage in the range of 0 to −0.2 V is applied. The state (4) will be referred to as a “negative low resistance mode”.
When a negative voltage of −0.2 V or more is applied, no current flows, and the state changes to a high resistance state, as indicated by (5). In this state, the state wherein the current value has a high resistance is maintained while a negative voltage in the range of 0 to −1.0 V is applied, as indicated by (6). The state (6) will be referred to as a “negative high resistance mode”.
As described above, the element using a ferroelectric layer shown in
As for the actual current value in each “positive mode” when a voltage of 0.5 V is applied, the current value in the “positive high resistance mode” is 1.0×10−5 A/cm2, and that in the “positive low resistance mode” is 5×10−2 A/cm2. The ratio is as high as 5,000 times. This facilitates each mode identification. The present inventors estimate that the above-described phenomenon occurs when the resistance value of the ferroelectric film dramatically changes depending on the direction and magnitude of the applied voltage.
Since the insulating layer 4704 is provided between the ferroelectric layer 4705 and the upper electrode 4706, carriers can be controlled by the band structure of the insulating layer 4704. More specifically, for example, tantalum pentoxide has a band gap of about 4.5 eV. The energy difference viewed from the Fermi level is about 1.2 eV in the conduction band and 2.3 eV in the valence band. That is, the barrier is higher on the valence band side. Hence, the barrier effect is high for holes in the valence band but low for electrons in the conduction band. For further information, see Wilk et al., “J. Appl. Phys.”, No. 87, p. 484 (2000).
From the above-described characteristic, when, e.g., a tantalum pentoxide film is used as the insulating layer between the electrode and the ferroelectric layer, a phenomenon that electrons readily flow but holes hardly flow can be expected. Actually, as shown in
It was found that when the above-described “low resistance mode” and “high resistance mode” shown in
The write of data “on” is done by abruptly flowing a current by applying a positive voltage of 1.1 V or more to the upper electrode 4706, as indicated by (2) in
The read of data written in the above-described way can easily be done by reading a current value when an appropriate voltage of 0 to 1.0 V is applied to the upper electrode 4706. For example, when the mode state of the element shown in
When the mode state of the element shown in
The above-described read operation of the memory can easily be done only by checking whether the element shown in
The voltage to operate the element shown in
In the above-described example of the present invention, each of the insulating layer on the silicon substrate, the lower electrode layer on the insulating layer, the insulating layer on the lower electrode layer, and the ferroelectric layer on the insulating layer is formed by ECR sputtering. However, the method of forming each layer is not limited to ECR sputtering. For example, the insulating layer to be formed on the silicon substrate may be formed by thermal oxidation or CVD (Chemical Vapor Deposition) or a conventional sputtering method.
The lower electrode layer may be formed by any other film formation method such as EB deposition, CVD, MBE, or IBD. The insulating layer on the lower electrode layer may be formed by ALD, MOCVD, or conventional sputtering. The ferroelectric layer can also be formed by the above-described MOD, conventional sputtering method, PLD, or MOCVD. However, when ECR sputtering is used, flat and excellent insulating film, metal film, and ferroelectric film can easily be obtained.
In the above-described embodiment, after each layer is formed, the substrate is temporarily unloaded into the atmosphere. However, the layers may be formed by a continuous process without unloading the structure into the atmospheric by using an apparatus which connects, through vacuum transfer chambers, the process chambers to realize ECR sputtering to form the respective layers. With this arrangement, the substrate to be processed can be transported in vacuum and is therefore prevented from being influenced by disturbance such as water adhesion. Hence, the film quality and interface properties can be improved.
As shown in patent reference 7, after each layer is formed, the surface of the formed layer may be irradiated with ECR plasma to improve the properties. After each layer is formed, the formed layer may be annealed (heat-treated) in an appropriate gas atmosphere such as hydrogen atmosphere to greatly improve the properties of each layer.
Arraying elements and storing a plurality of data simultaneously in a memory is called “integration”. The degree of integrating elements is called a degree of integration. The structure shown in
In the above-described embodiment, a DC voltage is applied. However, even when a pulse voltage having an appropriate width and magnitude is applied, the same effect as described above can be obtained. The basic idea of the present invention is arranging a ferroelectric layer in contact with an insulating layer and sandwiching these layers by two electrodes, as shown in
For example, as shown in
As shown in
As shown in
As shown in
As the ferroelectric layer becomes thick, the current flows more hardly, and the resistance increases. When a memory is implemented by using a change in resistance value, the resistance value of in each of the ON state and OFF state is important. For example, when the ferroelectric layer becomes thick, the resistance value in the ON state increases. Since it is difficult to ensure a high S/N ratio, the state of the memory is hard to determine. On the other hand, when the ferroelectric layer becomes thin, and the leakage current is dominant, memory information can hardly be held, and the resistance value in the OFF state increases. It is therefore difficult to ensure a high S/N ratio.
Hence, the ferroelectric layer preferably has an optimum thickness. For example, when the problem of leakage current is taken into consideration, the ferroelectric layer need only have a thickness of at least 10 nm. When the resistance value in the ON state is taken into consideration, the ferroelectric layer is preferably thinner than 200 nm. In experiments conducted by the present inventors, a memory operation was confirmed when the thickness of the ferroelectric layer was 30 to 100 nm. The most satisfactory state was obtained when the thickness of the ferroelectric layer was 50 nm.
A more preferable thickness is present even in the insulating layer on the lower electrode layer. The thickness will be described by using an example in which an Al2O3 film, SiO2 film, and Ta2O3 film are formed on silicon substrates by ECR sputtering using an Al target, Si target, and Ta target. Each film is formed to a predetermined thickness. An upper electrode made of Al is formed on each film. A current-voltage characteristic is measured by applying a voltage between the silicon substrate and the upper electrode. The current density observed in each thin film at −1 V is observed. The result of the current densities is the same as in
As shown in
For example, when the problem of leakage current is taken into consideration, and an Al2O3 film or SiO2 film is used, the thickness is preferably about 1 to 3 nm. A Ta2O3 film need only have a thickness of at least 3 nm. When the problem of magnitude of the resistance value is taken into consideration, the insulating layer is preferably thicker than 20 nm. In experiments conducted by the present inventors, the above-described memory operation was confirmed when an insulating layer made of SiO2 and Ta2O3 had a thickness of 3 to 5 nm.
In the above description, one element has been exemplified. However, a plurality of elements may be arrayed and integrated, as will be described later. For example, as shown in
A ferroelectric or insulating film has a much lower conductivity than a conductor such as a metal and can therefore be used commonly. In this case, since the working process can be omitted, the productivity can be increased, resulting in large advantage from the industrial viewpoint. When the distance between the ferroelectric elements corresponding to the plurality of upper electrodes 5405 is set in consideration of, e.g., the conductivity, a stable operation can be expected.
As shown in
As shown in
As shown in
As shown in
The change in resistance value of the ferroelectric layer 4705 can also be controlled by a current. A predetermined voltage is applied to the ferroelectric layer 4705 in the “high resistance mode” to flow a predetermined current. Immediately after that, a predetermined voltage (e.g., +0.5 V) is applied between the upper electrode 4706 and the lower electrode layer 4703. The current value then changes as shown in
For example, after a current from 1×10−5 A (inclusive) to 1×10−4 A (exclusive) is supplied between the electrodes, the current value is small, and a high resistance state is obtained. After a current of 1×10−4 A or more is supplied between the electrodes, the value of the flowing current becomes large (e.g., 0.7 mA), and the state changes to a low resistance state. As is apparent from this, the resistance of the ferroelectric layer 4705 also changes depending on the current flowing to it. That is, two resistance values representing a high resistance state and low resistance state are present. Hence, the element shown in
Even in the element shown in
Forming the insulating layer 4705 from a ferroelectric layer containing tantalum pentoxide and silicon dioxide and having a thickness of 5 nm will be described next. A case wherein the insulating layer 4704 has a three-layered structure formed by stacking a tantalum pentoxide film, silicon dioxide film, and tantalum pentoxide film in this order will be described below. In early experiments, the present inventors formed a metal oxide layer serving as the ferroelectric layer 4705 on a cleaned silicon substrate. As a result of specific examination of the experiment result, formation of an interface layer between the silicon substrate and the metal oxide layer was observed.
The observation result will be described. The substrate temperature was set to 420° C., and a metal oxide layer containing bismuth and titanium was formed on a silicon substrate. When the state of a section was observed by a transmission electron microscope, the state schematically shown in
When the ferroelectric layer 4705 is thus formed on the silicon substrate, the above-described two kinds of oxide layers are formed in the interface between them. Even when the ferroelectric layer 4705 is formed on an intentionally formed silicon oxide layer, an oxide layer containing Bi, Ti, and Si is also observed in the interface. Of the layers formed in the interface, the silicon oxide layer 4721 is estimated to have a relative dielectric constant as small as 3.8. When a voltage is applied to the ferroelectric layer 4705, the voltage may be applied mostly to the silicon oxide layer 4721, and no voltage may be distributed to the ferroelectric layer 4705. The oxide layer 4722 poses a problem when interface controllability is required. Hence, when the ferroelectric layer 4705 is to be formed, a more desirable state can be obtained by suppressing reaction with silicon and preventing formation of silicon oxide with a small relative dielectric constant.
A case wherein the ferroelectric layer 4705 is formed directly on an underlying metal layer made of, e.g., ruthenium will be examined. As is well known, ruthenium forms an oxide. Hence, when a ferroelectric layer is formed on a metal layer made of ruthenium, the surface of the metal layer is expected to be oxidized to degrade the morphology.
For example, a silicon dioxide layer was formed on a silicon substrate by thermal oxidation. A ruthenium electrode layer having a thickness of about 20 nm was formed on it by the above-described ECR sputtering. The substrate temperature was set to 450° C., and a metal oxide layer containing bismuth and titanium was formed on the ruthenium layer. When the state of a section was observed by a transmission electron microscope, the state shown in
As shown in
From the above experiment and observation results, the present inventors directed attention to an insulating layer having a multilayered structure formed by sandwiching a silicon dioxide layer between tantalum pentoxide layers. When the tantalum pentoxide layers contact the lower electrode layer 4703 and ferroelectric layer 4705, oxidation in the interface of the lower electrode layer 4703 can be prevented. In addition, formation of an interface layer due to reaction in the interface to the ferroelectric layer 4705 can be suppressed. When a silicon dioxide layer is formed, insulating properties can be ensured. Hence, any other material capable of preventing formation of an interface layer in the interface between the lower electrode layer 4703 and the ferroelectric layer 4705 can be used in place of tantalum pentoxide. The silicon dioxide layer need not always be formed. Only a tantalum pentoxide layer suffices depending on the state of necessary insulating properties.
The characteristic of the element using the insulating layer (insulating layer 4702) formed from a tantalum pentoxide layer will be described next. A silicon dioxide layer is formed on a silicon substrate by thermal oxidation. A ruthenium electrode layer having a thickness of about 20 nm is formed on the silicon dioxide layer by the above-described ECR sputtering. A tantalum pentoxide layer, silicon dioxide layer, and tantalum pentoxide layer are stacked in this order on the formed ruthenium electrode layer to form an insulating layer having a thickness of about 5 nm. These layers are formed by the ECR sputtering described with reference to
The state of a section of the insulating layer formed on the above-described ruthenium electrode layer was observed by a transmission electron microscope. The tantalum pentoxide layer, silicon dioxide layer, and tantalum pentoxide layer in an amorphous state were observed as a very thin film having a thickness of 5 nm on the ruthenium electrode layer in a crystalline state. No interface layers were observed on the interfaces between the layers, and it was confirmed that the layers were formed very flat.
An investigation result of the electrical characteristics of the insulating layer of the above-described layered structure will be described next. The electrical characteristics were investigated by preparing four samples A, B, C, and D. In the sample A, an insulating layer having a thickness of about 3 nm and including a tantalum pentoxide layer, silicon dioxide layer, and tantalum pentoxide layer stacked in this order is formed on a cleaned p-type silicon substrate. In the sample B, an insulating layer having a thickness of about 3 nm and including a silicon dioxide layer, tantalum pentoxide layer, and silicon dioxide layer stacked in this order is formed on a cleaned p-type silicon substrate. In the sample C, a silicon dioxide insulating layer having a thickness of about 3 nm is formed on a cleaned p-type silicon substrate. In the sample D, a tantalum pentoxide insulating layer having a thickness of about 3 nm is formed on a cleaned p-type silicon substrate.
In each sample, an upper electrode made of aluminum is formed on the insulating layer. A predetermined voltage is applied between the silicon substrate and the upper electrode, thereby measuring the current density. When a negative voltage is applied to the upper electrode to set the silicon substrate in a storage state of the semiconductor, the voltage is applied to only the insulating layer.
An observation result of an element having the same structure as in
Still another embodiment of the present invention will be described below with reference to the accompanying drawings.
The lower electrode layer 6203 and upper electrode 6207 need only be made of a transition metal including noble metals such as platinum (Pt), ruthenium (Ru), gold (Au), and silver (Ag). The lower electrode layer 6203 and upper electrode 6207 may be made of a compound such as a nitride, oxide, or fluoride of a transition metal, such as titanium nitride (TiN), hafnium nitride (HfN), strontium ruthenate (SrRuO2), zinc oxide (ZnO), indium tin oxide (ITO), or lanthanum fluoride (LaF3), or a composite film formed by stacking them.
The insulating layer 6204 and insulating layer 6202 need only be made of silicon dioxide, silicon oxynitride, alumina, an oxide such as LiNbO3 containing a light metal such as lithium, beryllium, magnesium, or calcium, or a fluoride such as LiCaAlF6, LiSrAlF6, LiYF4, LiLuF4, or KMgF3. Alternatively, the insulating layer 6204 and insulating layer 6202 need only be made of an oxide or nitride of a transition metal such as scandium, titanium, strontium, yttrium, zirconium, hafnium, tantalum, or lanthanum series, a silicate (ternary compound of a metal, silicon, and oxygen) containing the above-described elements, an aluminate (ternary compound of a metal, aluminum, and oxygen) containing these elements, or an oxide or nitride containing at least two of the above elements.
The metal oxide layer 6205 is the same as the ferroelectric layer 104 shown in
More specifically, Bi4Ti3O12, La2Ti2O7, BaTiO3, PbTiO3, Pb(Zr1−xTix)O3, (Pb1−yLay)(Zr1−xTix)O3, LiNbO3, LiTaO3, KNbO3, YMnO3, PbNb3O6, Ba2NaNb5O15, (Ba1−xSrx)2NaNb5O15, Ba2Na1−xBix/3Nb5O15, or a metal oxide (e.g., a ferroelectric) having a bismuth layer structure represented by (Bi2O2)2+(Am−1BmO3m+1)2− wherein A indicates at least one of monovalent, divalent, and trivalent ions and a combination thereof, B indicates at least one of tetravalent, pentavalent, and sexivalent ions and a combination thereof, O indicates oxygen, Bi indicates bismuth, and m indicates 1 to 5.
Examples of a metal oxide having a bismuth layer-structure represented by (Bi2O2)2+(Am−1BmO3m+1)2− are SrBi2Ta2O9, SrBi2Nb2O9, BaBi2Nb2O9, BaBi2Ta2O9, PbBi2Nb2O9, PbBi2Ta2O9, BiO4Ta3O12, CaBi4Ti4O15, SrBi4Ti4O15, BaBi4Ti4O15, Na0.5Bi4.5Ti4O15, K0.5Bi4.5Ti4O15, Sr2Bi4Ta5O18, Ba2Bi4Ta5O18, and Pb2Bi4Ta5O18.
The metal oxide layer 6205 may be made of a material represented by Ln1−xAexTrO3 or LnAe1−xTrxO3 wherein Ln indicates at least one rare-earth metal element selected from the lanthanum series, Ae indicates at least one material selected from light metals of group II (Be, Mg, and Ca, Sr, Ba, and Ra of alkaline earth metals), Tr indicates at least one material selected from heavy metals (transition metals) of group III, group IV, group V, group VI, group VII, group VIII, group I, and group II, and O indicates oxygen. Note that x is a number effective in the solubility limit range.
The metal oxide layer 6205 is made of a metal oxide containing at least two metals and often exhibits ferroelectric properties. In some cases, however, no ferroelectric properties are exhibited depending on the film thickness condition.
A detailed example of the functional element shown in
A detailed method of forming the above-described insulating layer 6202, lower electrode layer 6203, insulating layer 6204, metal oxide layer 6205, insulating layer 6206, and upper electrode 6207 will be described later. They can be formed by sputtering a metal target or sintered target in ECR plasma made of argon gas, oxygen gas, or nitrogen gas by using an ECR sputtering apparatus shown in
An example of a method of manufacturing the functional element shown in
The insulating layer 6202 is formed on the cleaned and dried substrate 6201. In forming the insulating layer 6202, the above-described ECR sputtering apparatus is used. The substrate 6201 is fixed on a substrate holder 504 in a process chamber 501. Pure silicon (Si) is used as a target 505. The insulating layer 6202 in a metal mode by Si—O molecules is formed on the substrate 6201 to a thickness to just cover its surface by ECR sputtering using argon (Ar) as a plasma gas and oxygen gas.
In ECR sputtering shown in
A coil current of, e.g., 28 A is supplied to a magnetic coil 510 to give the magnetic field of the electron cyclotron resonance condition to the plasma production chamber 502. The magnetic flux density in the plasma production chamber 502 is set to, e.g., about 87.5 mT (tesla).
A microwave of, e.g., 2.45 GHz (e.g., 500 W) is supplied from a microwave generation unit (not shown) into the plasma production chamber 502 through a waveguide 508, quartz window 507, and vacuum waveguide 506. With this supply of the microwave, Ar plasma is produced in the plasma production chamber 502.
The plasma produced by the above-described method is output from the plasma production chamber 502 to the side of the process chamber 501 by the divergent magnetic field of the magnetic coil 510. In addition, a high-frequency power (e.g., 500 W) is supplied from a high-frequency power supply 522 to the target 505 placed at the outlet of the plasma production chamber 502. When Ar particles collide against the target 505, a sputtering phenomenon occurs to sputter Si particles from the target 505.
After this state is obtained, a shutter (not shown) between the process chamber 501 and the substrate 6201 is opened. The Si particles sputtered from the target 505 reach the surface of the substrate 6201 together with the plasma output from the plasma production chamber 502 and the oxygen gas which is supplied from a reactive gas supply unit 512 and activated by the plasma and are oxidized to silicon dioxide by the activated oxygen.
With the above process, the insulating layer 6202 made of silicon dioxide and having a thickness of, e.g., about 100 nm can be formed on the substrate 6201 (
The insulating layer 6202 ensures insulation to prevent a voltage from leaking to the substrate 6201 and influencing desired electrical characteristics when a voltage is applied between the lower electrode layer 6203 and upper electrode 6207 to be formed later. For example, a silicon oxide film formed by oxidizing the surface of the silicon substrate by thermal oxidation may be used as the insulating layer 6202. The insulating layer 6202 may be made of any other insulating material except silicon oxide if the insulating properties can be ensured. The thickness of the insulating layer 6202 need not always be 100 nm and may be smaller or larger. In the above-described formation of the insulating layer 6202 by ECR sputtering, the substrate 6201 is not heated. However, the film may be formed while heating the substrate 6201. Alternatively, the surface of the substrate 6201 made of silicon may be oxidized by thermal oxidation to form the insulating layer 6202 made of silicon oxide.
After the insulating layer 6202 is formed in the above-described manner, the substrate 6201 is unloaded from the apparatus to the atmosphere. The substrate 6201 is fixed on the substrate holder 504 of the same ECR sputtering apparatus as in
Formation of the Ru film will be described in detail. In the ECR sputtering apparatus shown in
A microwave of, e.g., 2.45 GHz (e.g., 500 W) is supplied from the microwave generation unit (not shown) into the plasma production chamber 502 through the waveguide 508, quartz window 507, and vacuum waveguide. With this supply of the microwave, a plasma of Ar and Xe is produced in the plasma production chamber 502. The produced plasma is output from the plasma production chamber 502 to the side of the process chamber 501 by the divergent magnetic field of the magnetic coil 510. In addition, a high-frequency power (e.g., 500 W) is supplied from the high-frequency electrode supply unit to the target 505 placed at the outlet of the plasma production chamber 502. When Ar particles collide against the target 505, a sputtering phenomenon occurs to sputter Ru particles from the target 505. The Ru particles sputtered from the target 505 reach the surface of the insulating layer 6202 on the substrate 6201 and are deposited.
With the above process, the lower electrode layer 6203 having a thickness of, e.g., about 10 nm can be formed on the insulating layer 6202 (
As described above, in forming the Ru film by ECR sputtering, the substrate 6201 is heated to 400° C. However, the substrate need not always be heated. However, if the substrate is not heated, the adhesion of ruthenium to silicon dioxide becomes low, and the film may peel off. To prevent peeling, the film is formed preferably while heating the substrate. After Ru is deposited to a desired thickness in the above-described way, an end process is executed by stopping film formation by, e.g., closing the shutter and stopping plasma irradiation by stopping supply of the microwave power. Then, the substrate 6201 can be unloaded.
After the lower electrode layer 6203 is formed in the above-described manner, the substrate 6201 is unloaded from the apparatus to the atmosphere. The substrate 6201 is fixed on the substrate holder 504 of the same ECR sputtering apparatus as in
Formation of a metal mode film by Ta—O molecules will be described in detail. In the ECR sputtering apparatus shown in
A microwave of, e.g., 2.45 GHz (e.g., 500 W) is supplied from the microwave generation unit (not shown) into the plasma production chamber 502 through the waveguide 508, quartz window 507, and vacuum waveguide 506. With this supply of the microwave, Ar plasma is produced in the plasma production chamber 502. The produced plasma is output from the plasma production chamber 502 to the side of the process chamber 501 by the divergent magnetic field of the magnetic coil 510. In addition, a high-frequency power (e.g., 500 W) is supplied from the high-frequency electrode supply unit to the target 505 placed at the outlet of the plasma production chamber 502. When Ar particles collide against the target 505, a sputtering phenomenon occurs to sputter Ta particles from the target 505.
The Ta particles sputtered from the target 505 reach the surface of the lower electrode layer 6203 on the substrate 6201 together with the plasma output from the plasma production chamber 502 and the oxygen gas which is supplied from the reactive gas supply unit 512 and activated by the plasma and are oxidized to tantalum pentoxide by the activated oxygen.
With the above process, a tantalum pentoxide film is formed on the lower electrode layer 6203. Subsequently, a silicon dioxide film is formed on the tantalum pentoxide film by ECR sputtering using the target 505 made of pure silicon, like silicon dioxide deposition described with reference to
The insulating layer 6204 including the tantalum pentoxide films and silicon dioxide films is used to control the voltage to be applied to the metal oxide layer 6205 upon voltage application to the metal oxide layer 6205. The insulating layer 6204 may have any other structure except the multilayered structure of tantalum pentoxide films and silicon dioxide films if it can control the voltage applied to the metal oxide layer 6205. The insulating layer 6204 may be a single layer. The thickness is not limited to 5 nm, either. In the above-described ECR sputtering, the substrate 6201 is not heated but may be heated.
After the insulating layer 6204 is formed in the above-described manner, the substrate 6201 is unloaded from the apparatus to the atmosphere. The substrate 6201 is fixed on the substrate holder 504 of the same ECR sputtering apparatus as in
Formation of the metal oxide layer 6205 will be described in detail. In the ECR sputtering apparatus shown in
A microwave of, e.g., 2.45 GHz (e.g., 500 W) is supplied from the microwave generation unit (not shown) into the plasma production chamber 502 through the waveguide 508, quartz window 507, and vacuum waveguide 506. With this supply of the microwave, a plasma is produced in the plasma production chamber 502. The produced plasma is output from the plasma production chamber 502 to the side of the process chamber 501 by the divergent magnetic field of the magnetic coil 510. In addition, a high-frequency power (e.g., 500 W) is supplied from the high-frequency electrode supply unit to the target 505 placed at the outlet of the plasma production chamber 502. When Ar particles collide against the target 505, a sputtering phenomenon occurs to sputter Bi particles and Ti particles from the target 505.
The Bi particles and Ti particles sputtered from the target 505 reach the surface of the insulating layer 6204 together with the plasma output from the plasma production chamber 502 and the oxygen gas which is supplied from the reactive gas supply unit 512 and activated by the plasma and are oxidized by the activated oxygen. The oxygen (O2) gas need only be supplied from the matching unit 521 at a flow rate of, e.g., about 1 sccm. Although the target 505 is a sintered body and contains oxygen, any shortage of oxygen in the film can be prevented by supplying oxygen.
With the above-described film formation by ECR sputtering, the metal oxide layer 6205 having a thickness of, e.g., about 40 nm can be formed (
After the metal oxide layer 6205 is formed in the above-described manner, the substrate 6201 is unloaded from the apparatus to the atmosphere. The substrate 6201 is fixed on the substrate holder 504 of the same ECR sputtering apparatus as in
Formation of a metal mode film by Ta—O molecules will be described in detail. In the ECR sputtering apparatus shown in
A microwave of, e.g., 2.45 GHz (e.g., 500 W) is supplied from the microwave generation unit (not shown) into the plasma production chamber 502 through the waveguide 508, quartz window 507, and vacuum waveguide 506. With this supply of the microwave, Ar plasma is produced in the plasma production chamber 502. The produced plasma is output from the plasma production chamber 502 to the side of the process chamber 501 by the divergent magnetic field of the magnetic coil 510. In addition, a high-frequency power (e.g., 500 W) is supplied from the high-frequency electrode supply unit to the target 505 placed at the outlet of the plasma production chamber 502. When Ar particles collide against the target 505, a sputtering phenomenon occurs to sputter Ta particles from the target 505.
The Ta particles sputtered from the target 505 reach the surface of the lower electrode layer 6203 on the substrate 6201 together with the plasma output from the plasma production chamber 502 and the oxygen gas which is supplied from the reactive gas supply unit 512 and activated by the plasma and are oxidized to tantalum pentoxide by the activated oxygen.
With the above process, a tantalum pentoxide film having a thickness of about 3 nm is formed on the metal oxide layer 6205 so that the insulating layer 6206 is formed, as shown in
In the above-described ECR sputtering, the substrate 6201 is not heated but may be heated. The properties may be improved by irradiating the surface of the formed insulating layer 6206 with ECR plasma of an inert gas and a reactive gas. As the reactive gas, oxygen gas, nitrogen gas, fluorine gas, or hydrogen gas can be used. The film quality improvement can also be applied to the insulating layer 6204 or metal oxide layer 6205.
When the upper electrode 6207 made of Au and having a predetermined area is formed on the insulating layer 6206, as shown in
According to this embodiment, the insulating layer 6204 is formed, and in this state, the metal oxide layer 6205 is formed on it. As a result, in forming the metal oxide layer 6205 by the above-described ECR sputtering, the morphology of the surface of the underlying metal film or the surface of the metal oxide layer 6205 does not degrades. For example, if the underlying layer is made of a metal material which is readily oxidized, the surface of the underlying layer may be partially oxidized in the above-described formation of the metal oxide layer 6205, resulting in degradation in morphology. However, according to this embodiment, the metal oxide layer 6205 can be formed while keeping the good surface morphology of the underlying layer. Hence, the metal oxide layer 6205 with higher quality can be obtained.
The characteristics of the functional element shown in
When a positive voltage is applied to the upper electrode 6207, the flowing current is very small in the range of 0 to 1.6 V, as indicated by (1) in
When a positive voltage is applied again to the upper electrode 6207, a locus to flow a positive current of 1×10−3 A/cm2 or more is obtained at about 0.5 V, as indicated by (3). When the positive voltage is further applied to the upper electrode 6207, a current of 1×10−3 A/cm2 or more flows at about 0.5 V, as indicated by (3). When a voltage of 0 to 0.5 V is applied, a state wherein the resistance is low, as indicated by (3), is maintained.
When a negative voltage is applied to the upper electrode 6207, a negative current flows up to about −0.5 V, as indicated by (4). The current increases to −1.5×10−3 A/cm2 at maximum. When a voltage of 0 to −0.5 V is applied, a state wherein the resistance is low is maintained, as indicated by (4).
When a negative voltage is applied from −0.5 V to −1.6 V, the current value decreases, and no negative current flows, as indicated by (5). Even when the absolute value of the voltage from −1.6 V to 0 V is decreased then, the current rarely flows, as indicated by (6). When a negative voltage is applied to the upper electrode 6207, a locus to rarely flow a current is obtained, as indicated by (6).
When a positive voltage is applied to the upper electrode 6207, a locus to rarely flow a current t up 0 to 1.6 V is obtained, as indicated by (1) When a voltage of 1.6 V or more is applied, a state representing a low resistance indicated by (3) is obtained.
Hence, the high resistance state wherein no current flows as in (1) is maintained unless a voltage of 1.6 V or more is applied to the upper electrode 6207 to prevent any sudden current flow as in (2). The state (1) will be referred to as a “positive high resistance mode”.
For example, as indicated by (2), when a voltage of 1.6 V or more is applied to abruptly flow a current, a low resistance state in which the current readily flows is obtained, as indicated by (3). This state is also maintained while a positive voltage is applied to the upper electrode 6207. The state (3) will be referred to as a “positive low resistance mode”.
However, when a negative voltage is applied to the upper electrode 6207, a low resistance state in which a small current flows in the early stage in a negative voltage range from 0 to −0.5 V is obtained, as indicated by (4). This state is also maintained while a negative voltage in the range of 0 to −0.5 V is applied. The state (4) will be referred to as a “negative low resistance mode”.
When a negative voltage exceeding −0.5 V is applied, no current flows, and the state changes to a high resistance state, as indicated by (5). In this state, the state wherein the current value has a high resistance is maintained while a negative voltage in the range of 0 to −1.6 V is applied, as indicated by (6). The state (6) will be referred to as a “negative high resistance mode”.
As described above, the element using a metal oxide layer shown in
As for the actual current value in each “positive mode” when a voltage of 0.5 V is applied, the current value in the “positive high resistance mode” is 5.0×10−6 A/cm2, and that in the “positive low resistance mode” is 5×10−3 A/cm2. The ratio is as high as 1,000 times. This facilitates each mode identification. The present inventors estimate that the above-described phenomenon occurs when the resistance value of the metal oxide layer 6205 dramatically changes depending on the direction and magnitude of the applied voltage. This also applies to the “negative low resistance mode”.
Since the insulating layer 6204 is provided between the metal oxide layer 6205 and the upper electrode 6207, carriers can be controlled by the band structure of the insulating layer 6204. More specifically, for example, tantalum pentoxide has a band gap of about 4.5 eV. The energy difference viewed from the Fermi level is about 1.2 eV in the conduction band and 2.3 eV in the valence band. That is, the barrier is higher on the valence band side. Hence, the barrier effect is high for holes in the valence band but low for electrons in the conduction band. For further information, see Wilk et al., “J. Appl. Phys.”, No. 87, p. 484 (2000).
It was found that when the above-described “low resistance mode” and “high resistance mode” shown in
The write of data “on” is done by abruptly flowing a current by applying a positive voltage of 1.6 V or more to the upper electrode 6207, as indicated by (2) in
The read of data written in the above-described way can easily be done by reading a current value when an appropriate voltage of 0 to 1.6 V is applied to the upper electrode 6207. For example, when the mode state of the element shown in
When the mode state of the element shown in
The above-described read operation of the memory can easily be done only by checking whether the element shown in
The voltage to operate the element shown in
In the above-described example of the present invention, each of the insulating layer on the silicon substrate, the lower electrode layer on the insulating layer, the insulating layer on the lower electrode layer, the metal oxide layer on the insulating layer, and the insulating layer on the metal oxide layer is formed by ECR sputtering. However, the method of forming each layer is not limited to ECR sputtering. For example, the insulating layer to be formed on the silicon substrate may be formed by thermal oxidation or CVD (Chemical Vapor Deposition) or a conventional sputtering method.
The lower electrode layer may be formed by any other film formation method such as EB deposition, CVD, MBE, or IBD. The insulating layer on the lower electrode layer may be formed by ALD, MOCVD, or conventional sputtering. The metal oxide layer can also be formed by the above-described MOD, conventional sputtering method, PLD, or MOCVD. However, when ECR sputtering is used, flat and excellent insulating film, metal film, and metal oxide film of, e.g., a ferroelectric can easily be obtained.
In the above-described embodiment, after each layer is formed, the substrate is temporarily unloaded into the atmosphere. However, the layers may be formed by a continuous process without unloading the structure into the atmospheric by using an apparatus which connects, through vacuum transfer chambers, the process chambers to realize ECR sputtering to form the respective layers. With this arrangement, the substrate to be processed can be transported in vacuum and is therefore prevented from being influenced by disturbance such as water adhesion. Hence, the film quality and interface properties can be improved.
As shown in Japanese Patent Laid-Open No. 2003-77911, after each layer is formed, the surface of the formed layer may be irradiated with ECR plasma to improve the properties. After each layer is formed, the formed layer may be annealed (heat-treated) in an appropriate gas atmosphere such as hydrogen atmosphere to greatly improve the properties of each layer.
Arraying elements and storing a plurality of data simultaneously in a memory is called “integration”. The degree of integrating elements is called a degree of integration. The structure shown in
In the above-described embodiment, a DC voltage is applied. However, even when a pulse voltage having an appropriate width and magnitude is applied, the same effect as described above can be obtained. The basic idea of the present invention is arranging a metal oxide layer in contact with an insulating layer and sandwiching these layers by two electrodes, as shown in
For example, as shown in
As shown in
As shown in
As shown in
As the metal oxide layer becomes thick, the current flows more hardly, and the resistance increases. When a memory is implemented by using a change in resistance value, the resistance value of in each of the ON state and OFF state is important. For example, when the metal oxide layer becomes thick, the resistance value in the ON state increases. Since it is difficult to ensure a high S/N ratio, the state of the memory is hard to determine. On the other hand, when the metal oxide layer becomes thin, and the leakage current is dominant, memory information can hardly be held, and the resistance value in the OFF state increases. It is therefore difficult to ensure a high S/N ratio.
Hence, the metal oxide layer preferably has an optimum thickness. For example, when the problem of leakage current is taken into consideration, the metal oxide layer need only have a thickness of at least 10 nm. When the resistance value in the ON state is taken into consideration, the metal oxide layer is preferably thinner than 200 nm. In experiments conducted by the present inventors, a memory operation was confirmed when the thickness of the metal oxide layer was 30 to 100 nm. The most satisfactory state was obtained when the thickness of the metal oxide layer was 50 nm.
A more preferable thickness is present even in the insulating layer on the lower electrode layer. More specifically, in forming the insulating layer by ECR sputtering, the smaller the thickness becomes, the more the leakage current flows to increase the current density. On the other hand, when the thickness increases, the current density decreases. This indicates that if the thickness of too small, the characteristic of an insulating layer cannot be obtained. If the thickness is large, the voltage applied to the metal oxide layer is small so it is difficult to ensure a high S/N ratio, and the memory state is hard to determine. As described above, the insulating layer preferably has an optimum thickness in combination with the metal oxide layer.
For example, when the problem of leakage current is taken into consideration, and an SiO2 film is used, the thickness is preferably about 1 to 3 nm. A Ta2O3 film need only have a thickness of 3 to 5 nm. When the problem of magnitude of the resistance value is taken into consideration, the insulating layer is preferably thicker than 20 nm. In experiments conducted by the present inventors, the above-described memory operation was confirmed when an insulating layer made of SiO2 and Ta2O3 had a thickness of 3 to 5 nm.
In the above description, one functional element has been exemplified. However, a plurality of functional elements may be arrayed and integrated, as will be described later. For example, as shown in
The metal oxide layer 6205 or insulating layer 6903 or 6905 has a much lower conductivity than a conductor such as a metal and can therefore be used commonly. In this case, since the working process can be omitted, the productivity can be increased, resulting in large advantage from the industrial viewpoint. When the distance between the functional elements corresponding to the plurality of upper electrodes 6906 is set in consideration of, e.g., the conductivity, a stable operation can be expected.
As shown in
As shown in
As shown in
A plurality of functional elements are arrayed and, more specifically, n elements are arrayed in the X direction, and m elements are arrayed in the Y direction. X-direction buses are connected to the lower electrode layers, and Y-direction buses are connected to the upper electrodes. A processor unit having a selection signal switching function is connected to each of the X- and Y-direction buses. With this structure, a memory capable of accessing each element at random can be implemented.
The change in resistance value of the metal oxide layer 6205 can also be controlled by a current, like the above-described element. The resistance change in the metal oxide layer 6205 can be controlled by a pulse voltage. The element can also be used as a switching element.
According to the element shown in
A case wherein the ferroelectric layer 104 of the element shown in
When a negative voltage is applied to the upper electrode 105 in the positive low resistance mode indicated by (3), a negative low resistance mode indicated by (4) is obtained. A negative voltage is applied to the upper electrode 105. When the applied voltage exceeds −0.8 V, a transition state indicated by (5) is obtained, and the resistance value abruptly increases. After this state, a negative high resistance mode indicated by (6) is obtained. The states (1) to (6) are repeatedly observed.
When the ferroelectric layer 104 formed at a low temperature by the same ECR sputtering as described above is observed by a transmission electron microscope, it is confirmed that the entire film is in an amorphous state, as shown in the observation result in
A case wherein the ferroelectric layer 104 of the element shown in
When a positive voltage is applied to the upper electrode 105 in the negative low resistance mode indicated by (3), a positive low resistance mode indicated by (4) is obtained. A positive voltage is applied to the upper electrode 105. When the applied voltage exceeds 0.8 V, a transition state indicated by (5) is obtained, and the resistance value abruptly increases. After this state, a positive high resistance mode indicated by (6) is obtained. The states (1) to (6) are repeatedly observed. In the above-described conditions, the ferroelectric layer 104 is almost transparent. When a transparent material is used for the substrate, and the electrodes are formed as transparent electrodes made of, e.g., ITO, an optically transparent element can be formed.
A case wherein the ferroelectric layer 3104 of the element shown in
When a positive voltage is applied to the upper electrode 3106 in the negative low resistance mode indicated by (3), a positive low resistance mode indicated by (4) is obtained. A positive voltage is applied to the upper electrode 3106. When the applied voltage exceeds 9 V, a transition state indicated by (5) is obtained, and the resistance value abruptly increases. After this state, a positive high resistance mode indicated by (6) is obtained. The states (1) to (6) are repeatedly observed.
The data holding characteristic of the element which exhibits the characteristic shown in
A case wherein the ferroelectric layer 104 of the element shown in
When a negative voltage is applied to the upper electrode 105 in the positive low resistance mode indicated by (3), a negative low resistance mode indicated by (4) is obtained. A negative voltage is applied to the upper electrode 105. When the applied voltage exceeds −1.8 V, a transition state indicated by (5) is obtained, and the resistance value abruptly increases. After this state, a negative high resistance mode indicated by (6) is obtained. The states (1) to (6) are repeatedly observed.
Holding two states in a metal oxide layer such as the above-described ferroelectric layer 104 or ferroelectric layer 3104 will be examined next. In a metal oxide layer in which the state shown in
As shown in
In the above-described example, switching between the high resistance state and the low resistance state is done by applying voltages with different polarities. However, the present invention is not limited to this. Switching between the high resistance state and the low resistance state can also be done by applying different voltages with the same polarity, as will be described below. In the following case, the metal oxide layer is formed at 450° C. For example, as shown in
When a negative voltage more than −1 V is applied in the negative low resistance state, transition occurs, and the state changes to a negative high resistance state indicated by (5). At a voltage of −3.5 V or less, this state is maintained. When a voltage more than −3.5 V is applied, an abrupt current flow indicated by (6) occurs, and the state changes to a negative low resistance state. If the direction of the applied voltage (the electrode to which the voltage is applied) is changed, the same state as described above can be obtained except that the above-described voltages have positive values.
Pulse driving can also be executed by applying voltages with the same polarity. When the state of the element is confirmed at an observation voltage of −0.1 V, the element is in a high resistance state with a current of about 10−8 A, as shown in
Still another embodiment of the present invention will be described below with reference to the accompanying drawings.
The substrate 8601 can be made of any one of a semiconductor, insulator, and conductive material such as a metal. When the substrate 8601 is made of an insulating material, the insulating layer 8602 can be omitted. When the substrate 8601 is made of a conductive material, the insulating layer 8602 and gate electrode 8603 can be omitted. In this case, the substrate 8601 made of the conductive material serves as a gate electrode. The gate electrode 8603, source electrode 8605, and drain electrode 8606 need only be made of a transition metal including noble metals such as platinum (Pt), ruthenium (Ru), gold (Au), and silver (Ag). The electrodes may be made of a compound such as a nitride, oxide, or fluoride of a transition metal, such as titanium nitride (TiN), hafnium nitride (HfN), strontium ruthenate (SrRuO2), zinc oxide (ZnO), indium tin oxide (ITO), or lanthanum fluoride (LaF3), or a composite film formed by stacking them.
A detailed example of the structure of the 3-terminal element shown in
The metal oxide layer 8604 included in the 3-terminal element according to the present invention will be described next in more detail. Like the above-described ferroelectric layer 104 or metal oxide layer 6205, the metal oxide layer 8604 is formed by dispersing a plurality of microcrystalline grains or fine particles of Bi4Ti3O12 crystal with a grain size of about 3 to 15 nm in a base layer, i.e., a layer containing titanium in an excessive amount relative to the stoichiometric composition of Bi4Ti3O12. The base layer may be TiOx with a bismuth content of almost 0. In other words, the base layer is made of a metal oxide which contains two metals and in which the content of one metal is smaller in comparison with the stoichiometric composition.
According to the 3-terminal element using the metal oxide layer 8604, two states (ON and OFF) can be held, as will be described below. The characteristics of the 3-terminal element shown in
When the voltage exceeds −0.4 V, the negative current value starts increasing. After the voltage is decreased up to about −1 V, the negative voltage is decreased. The negative current value decreases while keeping the state wherein a negative current having a larger absolute value than before flows. At this time, the current value is about −0.63 mA at −0.1 V. The resistance value is lower by about five times than the previous state, and the current readily flows. When the applied gate voltage is returned to 0, the current value also becomes 0.
Next, a positive gate voltage is applied to the gate electrode 8603. In this state, when the positive gate voltage is low, a relatively large positive current flows according to the previous hysteresis (about 0.63 mA at 0.1 V). When the positive gate voltage is applied up to about 0.7 V, the positive current suddenly decreases. Finally, the applied positive gate voltage is decreased from +1 V to 0 V, the positive current value also decreases while keeping the hardly current flowing state and returns to 0. At this time, the positive current is about 0.12 mA at 0.1 V.
The above-described hysteresis of the current flowing in the metal oxide layer 8604 can be regarded as being generated because the resistance value of the metal oxide layer 8604 changes depending on the gate voltage applied to the gate electrode 8603. When a negative gate voltage VW1 with a predetermined magnitude or more is applied, the metal oxide layer 8604 changes to a “low resistance state” (ON state) wherein the current easily flows. When a positive gate voltage VW0 with a predetermined magnitude is applied, the metal oxide layer 8604 changes to a “high resistance state” (OFF state) wherein the current hardly flows.
The metal oxide layer 8604 has the two stable states, i.e., low resistance state and high resistance state. The ON or OFF state remains unless the above-described positive or negative gate voltage with a predetermined magnitude or more is applied. The value of VW0 described above is about +1 V. The value of VW1 is about −1 V. The resistance ratio of the high resistance state to the low resistance state is about 10 to 100. When the above-described phenomenon that the resistance of the metal oxide layer 8604 is switched by the gate voltage is used, a nonvolatile functional element capable of a nondestructive read operation can be implemented by the 3-terminal element shown in
A case wherein the 3-terminal element shown in
On the other hand, when a positive gate voltage equal to or higher than the high resistance transition voltage VW0 is applied, the metal oxide layer 8604 changes to the high resistance state, i.e., OFF state wherein a current hardly flows between the source and drain. The OFF state can also be read out by measuring a current value JR0 between the source and drain at the read voltage VR (JR1/JR0≈10 to 100). When the electrodes are not energized, the metal oxide layer 8604 has nonvolatility to hold each state. Except in the write and read, no voltage need be applied. This element can also be used as a switching element to control the current.
A change in current (source-drain current) which flows between the source electrode 8605 and the drain electrode 8606 when different voltages are applied by the gate electrode 8603 will be described. As shown in
When a positive or negative gate voltage is applied only once, the state changes to a corresponding ON or OFF state, and the state is maintained, as shown in
A case wherein the source electrode 8605 is set open, and in this state, a gate voltage is applied to set the ON or OFF state will be described. In this case, the gate voltage is applied between the gate electrode 8603 and the drain electrode 8606. The state is read out by applying a read voltage up to 0.2 V between the source electrode 8605 and the drain electrode 8606 and, in this state, measuring a current flowing between the source and drain.
As shown in
However, in the case wherein the source electrode 8605 is set open, and in this state, a gate voltage is applied to set the OFF state, when the read voltage is increased, a current to some extent flows between the source and drain, as described above. When the source electrode 8605 is set open, and the gate voltage is applied in this state, the applied voltage selectively acts depending on the region under the drain electrode 8606. The above-described result is supposed to be observed for this reason. As can be seen from this result, the source-drain current is supposed to flow through a path formed from the source electrode 8605, the metal oxide layer 8604 in the region under the source electrode 8605, the gate electrode 8603, the metal oxide layer 8604 in the region under the drain electrode 8606, and the drain electrode 8606.
As for the holding characteristic of the ON and OFF states in the 3-terminal element shown in
An example of a method of manufacturing the 3-terminal element shown in
As shown in
For example, Ar gas is supplied at a flow rate of 20 sccm into a plasma production chamber whose internal pressure is set on the order of 10−5 Pa. The internal pressure is set to about 10−3 to 10−2 Pa. A magnetic field of 0.0875 T and a microwave of 2.45 GHz (about 500 W) are supplied to set the electron cyclotron resonance condition, thereby producing Ar plasma in the plasma production chamber. Note that sccm is the unit of flow rate and indicates that a fluid at 0° C. and 1 atmospheric pressure flows 1 cm3 in 1 min. T (tesla) is the unit of magnetic flux density, and 1 T=10,000 gauss.
The plasma produced by the above-described method is output from the plasma production chamber to the process chamber side by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power of 13.56 MHz (e.g., 500 W) is supplied from a high-frequency power supply to the silicon target placed at the outlet of the plasma production chamber. When Ar ions collide against the silicon target, a sputtering phenomenon occurs to sputter Si particles. The Si particles sputtered from the silicon target reach the surface of the silicon substrate 8601 together with the plasma output from the plasma production chamber and the oxygen gas which is supplied and activated by the plasma and are oxidized to silicon dioxide by the activated oxygen. With the above process, the insulating layer 8602 made of silicon dioxide and having a thickness of, e.g., about 100 nm can be formed on the substrate 8601 (
The insulating layer 8602 ensures insulation to prevent a voltage from leaking to the substrate 8601 and influencing desired electrical characteristics when a voltage is applied between the electrodes to be formed later. For example, a silicon oxide film formed by oxidizing the surface of the silicon substrate by thermal oxidation may be used as the insulating layer 8602. The insulating layer 8602 may be made of any other insulating material except silicon oxide if the insulating properties can be ensured. The thickness of the insulating layer 8602 need not always be 100 nm and may be smaller or larger. In the above-described formation of the insulating layer 8602 by ECR sputtering, the substrate 8601 is not heated. However, the film may be formed while heating the substrate 8601.
After the insulating layer 8602 is formed in the above-described manner, a ruthenium film is formed on the insulating layer 8602 by similar ECR sputtering using pure ruthenium (Ru) as a target, thereby forming the gate electrode 8603, as shown in
The magnetic field of the electron cyclotron resonance condition is given to the plasma production chamber. Then, a microwave of 2.45 GHz (about 500 W) is supplied into the plasma production chamber to produce ECR plasma of Ar and Xe in it. The produced ECR plasma is output from the plasma production chamber to the process chamber side by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power of 13.56 MHz (e.g., 500 W) is supplied to the ruthenium target placed at the outlet of the plasma production chamber. The sputtering phenomenon occurs to sputter Ru particles from the ruthenium target. The Ru particles sputtered from the ruthenium target reach the surface of the insulating layer 8602 on the substrate 8601 and are deposited.
With the above process, the gate electrode 8603 having a thickness of, e.g., about 10 nm can be formed on the insulating layer 8602 (
As described above, in forming the Ru film by ECR sputtering, the substrate 8601 is heated to 400° C. However, the substrate need not always be heated. However, if the substrate is not heated, the adhesion of ruthenium to silicon dioxide becomes low, and the film may peel off. To prevent peeling, the film is formed preferably while heating the substrate.
After the gate electrode 8603 is formed in the above-described manner, the metal oxide layer 8604 is formed on the gate electrode 8603 to a thickness to just cover its surface, as shown in
Formation of the metal oxide layer 8604 will be described in detail. The substrate 8601 is heated to 300° C. to 700° C. Ar gas as a rare gas is supplied into the plasma production chamber at a flow rate of, e.g., 20 sccm to set the pressure on the order of, e.g., 10−3 to 10−2 Pa. In this state, the magnetic field of the electron cyclotron resonance condition is given to the plasma production chamber. Then, a microwave of 2.45 GHz (about 500 W) is supplied into the plasma production chamber to produce ECR plasma in it.
The produced ECR plasma is output from the plasma production chamber to the process chamber side by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power of 13.56 MHz (e.g., 500 W) is supplied to the sintered body target placed at the outlet of the plasma production chamber. When Ar particles collide against the sintered body target, the sputtering phenomenon occurs to sputter Bi particles and Ti particles.
The Bi particles and Ti particles sputtered from the sintered body target reach the surface of the heated gate electrode 8603 together with the ECR plasma output from the plasma production chamber and the oxygen gas activated by the output ECR plasma and are oxidized by the activated oxygen. The oxygen (O2) gas serving as a reactive gas is supplied at a flow rate of, e.g., 1 sccm separately from the Ar gas, as will be described later. Although the sintered body target contains oxygen, any shortage of oxygen in the deposited film can be prevented by supplying oxygen. With the above-described film formation by ECR sputtering, the metal oxide layer 8604 having a thickness of, e.g., about 40 nm can be formed (
The film quality may be improved by irradiating the formed metal oxide layer 8604 with ECR plasma of an inert gas and a reactive gas. As the reactive gas, not oxygen gas but nitrogen gas, fluorine gas, or hydrogen gas can be used. The film quality improvement can also be applied to formation of the insulating layer 8602. The metal oxide layer 8604 may be formed at a low substrate temperature of 300° C. or less and then annealed (heat-treated) in an appropriate gas atmosphere such as oxygen atmosphere to greatly improve the properties of the film.
After the metal oxide layer 8604 is formed in the above-described way, the source electrode 8605 and drain electrode 8606 each made of Au and having a predetermined area are formed on the metal oxide layer 8604, as shown in
The above-described layer formation by ECR sputtering is done by using an ECR sputtering apparatus shown in
The 3-terminal element according to this embodiment is not limited to the structure example shown in
In the above-described example, the single-crystal silicon substrate 8601 is used. However, an insulating substrate made of glass or quartz may be used. With this structure, the present invention can be applied to, e.g. a glass substrate easy to process. The metal oxide layer 8604 which has a refractive index of about 2.6 measured at a wavelength of 632.8 nm is optically transparent. For this reason, when a transparent substrate is used, the 3-terminal element of this embodiment can be applied to a display. When the metal oxide layer 8604 is formed so thick in the range of 10 to 200 nm that an interference color is generated, the visual effect of a colored state can be obtained.
As the metal oxide layer becomes thick, the current flows more hardly, and the resistance increases. When a 3-terminal element is implemented by using a change in resistance value, the resistance value of in each of the low resistance state and high resistance state is important. For example, when the metal oxide layer becomes thick, the resistance value in the low resistance state increases. Since it is difficult to ensure a high S/N ratio, the ON or OFF state is hard to determine. On the other hand, when the metal oxide layer becomes thin, and the leakage current is dominant, the ON or OFF state can hardly be held, and the resistance value in the high resistance state decreases. It is therefore difficult to ensure a high S/N ratio.
Hence, the metal oxide layer preferably has an optimum thickness. For example, when the problem of leakage current is taken into consideration, the metal oxide layer need only have a thickness of at least 10 nm. When the resistance value in the low resistance state is taken into consideration, the metal oxide layer is preferably thinner than 300 nm. In experiments conducted by the present inventors, the operation of the 3-terminal element was confirmed when the thickness of the metal oxide layer was 30 to 200 nm.
In the above description, one metal oxide element has been exemplified. However, a plurality of 3-terminal elements may be arrayed and integrated in a cross-point pattern, as will be described later. In the example shown in the sectional view of
According to the 3-terminal element shown in
According to the element shown in
Still another embodiment of the present invention will be described below with reference to the accompanying drawings.
The substrate 9701 can be made of any one of a semiconductor, insulator, and conductive material such as a metal. When the substrate 9701 is made of an insulating material, the insulating layer 9702 can be omitted. When the substrate 9701 is made of a conductive material, the insulating layer 9702 and gate electrode 9703 can be omitted. In this case, the substrate 9701 made of the conductive material serves as a gate electrode. The gate electrode 9703, source electrode 9706, and drain electrode 9707 need only be made of a transition metal including noble metals such as platinum (Pt), ruthenium (Ru), gold (Au), silver (Ag), and titanium (Ti). The electrodes may be made of a compound such as a nitride, oxide, or fluoride of a transition metal, such as titanium nitride (TiN), hafnium nitride (HfN), strontium ruthenate (SrRuO2), zinc oxide (ZnO), indium tin oxide (ITO), or lanthanum fluoride (LaF3), or a composite film formed by stacking them.
The insulating layer 9705 need only be made of silicon dioxide, silicon oxynitride, alumina, an oxide such as LiNbO3 containing a light metal such as lithium, beryllium, magnesium, or calcium, or a fluoride such as LiCaAlF6, LiSrAlF6, LiYF4, LiLuF4, or KMgF3. Alternatively, the insulating layer 9705 need only be made of an oxide or nitride of a transition metal such as scandium, titanium, strontium, yttrium, zirconium, hafnium, tantalum, or lanthanum series, a silicate (ternary compound of a metal, silicon, and oxygen) containing the above-described elements, an aluminate (ternary compound of a metal, aluminum, and oxygen) containing these elements, or an oxide or nitride containing at least two of the above elements.
Like the above-described ferroelectric layer 104 and the like, the metal oxide layer 9704 is formed by dispersing a plurality of microcrystalline grains and fine particles including a Bi4Ti3O12 crystal and a part excessively containing bismuth and having a grain size of about 3 to 15 nm in a base layer, i.e., a layer containing titanium in an excessive amount relative to the stoichiometric composition of Bi4Ti3O12. This is confirmed by observation using a transmission electron microscope. The base layer may be TiOx with a bismuth content of almost 0. In other words, the base layer is made of a metal oxide which contains two metals and in which the content of one metal is smaller in comparison with the stoichiometric composition.
A detailed example of the 3-terminal element shown in
A detailed method of forming the above-described insulating layer 9702, gate electrode 9703, insulating layer 9705, metal oxide layer 9704, source electrode 9706, and drain electrode 9707 will be described later. They can be formed by sputtering a metal target or sintered target in ECR plasma made of argon gas, oxygen gas, or nitrogen gas by using an ECR sputtering apparatus shown in
An example of a method of manufacturing the 3-terminal element shown in
For example, Ar gas is supplied at a flow rate of 20 sccm into a plasma production chamber whose internal pressure is set on the order of 10−5 Pa. The internal pressure is set to about 10−3 to 10−2 Pa. A magnetic field of 0.0875 T and a microwave of 2.45 GHz (about 500 W) are supplied to set the electron cyclotron resonance condition, thereby producing Ar plasma in the plasma production chamber. Note that sccm is the unit of flow rate and indicates that a fluid at 0° C. and 1 atmospheric pressure flows 1 cm3 in 1 min.
The plasma produced by the above-described method is output from the plasma production chamber to the process chamber side by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power of 13.56 MHz (e.g., 500 W) is supplied from a high-frequency power supply to the silicon target placed at the outlet of the plasma production chamber. When Ar ions collide against the silicon target, a sputtering phenomenon occurs to sputter Si particles. The Si particles sputtered from the silicon target reach the surface of the silicon substrate 9701 together with the plasma output from the plasma production chamber and the oxygen gas which is supplied and activated by the plasma and are oxidized to silicon dioxide by the activated oxygen. With the above process, the insulating layer 9702 made of silicon dioxide and having a thickness of, e.g., about 100 nm can be formed on the substrate 9701 (
The insulating layer 9702 ensures insulation to prevent a voltage from leaking to the substrate 9701 and influencing desired electrical characteristics when a voltage is applied between the electrodes to be formed later. For example, a silicon oxide film formed by oxidizing the surface of the silicon substrate by thermal oxidation may be used as the insulating layer 9702. The insulating layer 9702 may be made of any other insulating material except silicon oxide if the insulating properties can be ensured. The thickness of the insulating layer 9702 need not always be 100 nm and may be smaller or larger. In the above-described formation of the insulating layer 9702 by ECR sputtering, the substrate 9701 is not heated. However, the film may be formed while heating the substrate 9701.
After the insulating layer 9702 is formed in the above-described manner, a ruthenium film is formed on the insulating layer 9702 by similar ECR sputtering using pure ruthenium (Ru) as a target, thereby forming the gate electrode 9703, as shown in
The magnetic field of the electron cyclotron resonance condition is given to the plasma production chamber. Then, a microwave of 2.45 GHz (about 500 W) is supplied into the plasma production chamber to produce ECR plasma of Ar and Xe in it. The produced ECR plasma is output from the plasma production chamber to the process chamber side by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power of 13.56 MHz (e.g., 500 W) is supplied to the ruthenium target placed at the outlet of the plasma production chamber. The sputtering phenomenon occurs to sputter Ru particles from the ruthenium target. The Ru particles sputtered from the ruthenium target reach the surface of the insulating layer 9702 on the substrate 9701 and are deposited.
With the above process, the gate electrode 9703 having a thickness of, e.g., about 10 nm can be formed on the insulating layer 9702 (
As described above, in forming the Ru film by ECR sputtering, the substrate 9701 is heated to 400° C. However, the substrate need not always be heated. However, if the substrate is not heated, the adhesion of ruthenium to silicon dioxide becomes low, and the film may peel off. To prevent peeling, the film is formed preferably while heating the substrate.
After the gate electrode 9703 is formed in the above-described manner, the substrate 9701 is unloaded from the apparatus to the atmosphere. The substrate 9701 is fixed on the substrate holder of the same ECR sputtering apparatus as in
Formation of a metal mode film by Ta—O molecules will be described in detail. In the ECR sputtering apparatus shown in
A microwave of, e.g., 2.45 GHz (e.g., 500 W) is supplied from the microwave generation unit (not shown) into the plasma production chamber through the waveguide, quartz window, and vacuum waveguide. With this supply of the microwave, Ar plasma is produced in the plasma production chamber. The produced plasma is output from the plasma production chamber to the side of the process chamber by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power (e.g., 500 W) is supplied from the high-frequency electrode supply unit to the target placed at the outlet of the plasma production chamber.
When Ar particles collide against the target, a sputtering phenomenon occurs to sputter Ta particles from the target. The Ta particles sputtered from the target reach the surface of the gate electrode 9703 on the substrate 9701 together with the plasma output from the plasma production chamber and the oxygen gas which is supplied from the reactive gas supply unit and activated by the plasma and are oxidized to tantalum pentoxide by the activated oxygen.
With the above process, a tantalum pentoxide film is formed on the gate electrode 9703. Subsequently, a silicon dioxide film is formed on the tantalum pentoxide film by ECR sputtering using the target made of pure silicon, like silicon dioxide deposition described with reference to
The insulating layer 9705 including the tantalum pentoxide films and silicon dioxide films is used to control the voltage to be applied to the ferroelectric film upon voltage application to the metal oxide layer 9704. The insulating layer 9705 may have any other structure except the multilayered structure of tantalum pentoxide films and silicon dioxide films if it can control the voltage applied to the metal oxide layer 9704. The insulating layer 9705 may be a single layer. The thickness is not limited to 5 nm, either. In the above-described ECR sputtering, the substrate 9701 is not heated but may be heated.
After the insulating layer 9705 is formed in the above-described manner, the metal oxide layer 9704 is formed on the insulating layer 9705 to a thickness to just cover its surface, as shown in
Formation of the metal oxide layer 9704 will be described in detail. The substrate 9701 is heated to 300° C. to 700° C. Ar gas as a rare gas is supplied into the plasma production chamber at a flow rate of, e.g., 20 sccm to set the pressure on the order of, e.g., 10−3 to 10−2 Pa. In this state, the magnetic field of the electron cyclotron resonance condition is given to the plasma production chamber. Then, a microwave of 2.45 GHz (about 500 W) is supplied into the plasma production chamber to produce ECR plasma in it.
The produced ECR plasma is output from the plasma production chamber to the process chamber side by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power of 13.56 MHz (e.g., 500 W) is supplied to the sintered body target placed at the outlet of the plasma production chamber. When Ar particles collide against the sintered body target, the sputtering phenomenon occurs to sputter Bi particles and Ti particles.
The Bi particles and Ti particles sputtered from the sintered body target reach the surface of the heated insulating layer 9705 together with the ECR plasma output from the plasma production chamber and the oxygen gas activated by the output ECR plasma and are oxidized by the activated oxygen. The oxygen (O2) gas serving as a reactive gas is supplied at a flow rate of, e.g., 1 sccm separately from the Ar gas, as will be described later. Although the sintered body target contains oxygen, any shortage of oxygen in the deposited film can be prevented by supplying oxygen. With the above-described film formation by ECR sputtering, the metal oxide layer 9704 having a thickness of, e.g., about 40 nm can be formed (
The film quality may be improved by irradiating the formed metal oxide layer 9704 with ECR plasma of an inert gas and a reactive gas. As the reactive gas, not oxygen gas but nitrogen gas, fluorine gas, or hydrogen gas can be used. The film quality improvement can also be applied to formation of the insulating layer 9702. The metal oxide layer 9704 may be formed at a low substrate temperature of 300° C. or less and then annealed (heat-treated) in an appropriate gas atmosphere such as oxygen atmosphere to greatly improve the properties of the film.
The source electrode 9706 and drain electrode 9707 each made of Au and having a predetermined area are formed on the metal oxide layer 9704, as shown in
The characteristics of the 3-terminal element shown in
When a negative voltage is applied to the gate electrode 9703, the flowing current is very small up to −0.8 V, as indicated by (1) in
When a negative voltage is applied again to the gate electrode 9703, a locus to flow a negative current of −10 μA or more is obtained at −0.5 V, as indicated by (3). When the negative voltage is further applied to the gate electrode 9703, a current of −10 μA or more flows at about −0.5 V, as indicated by (3). When a positive voltage is applied to the gate electrode 9703, a positive current flows up to about 0.2 V, as indicated by (4). The current increases to 3 μA at maximum. When the absolute value of the voltage is decreased, the current traces a locus indicated by (4).
When the positive voltage is applied up to 0.2 V again, the current traces the locus indicated by (4). After that, as indicated by (5), the value of the flowing current decreases, and no positive current flows. When the positive voltage is further applied to the gate electrode 9703, a locus to rarely flow a current is obtained, as indicated by (6). Even when the absolute value of the voltage is decreased then, the current rarely flows, as indicated by (6). When a negative voltage is applied to the gate electrode 9703, the current rarely flows up to about 0 to −0.8 V, as indicated by (1). Hence, the high resistance state wherein no current flows as in (1) is maintained unless a voltage of −0.8 V or more is applied to the gate electrode 9703 to prevent any sudden current flow as in (2). The state (1) will be referred to as a “negative high resistance mode”.
For example, as indicated by (2), when a voltage of −0.8 V or more is applied to the gate electrode 9703 to abruptly flow a current, a low resistance state in which the current readily flows is obtained, as indicated by (3). This state is also maintained while a negative voltage is applied to the gate electrode 9703. The state (3) will be referred to as a “negative low resistance mode”.
However, when a positive voltage is applied to the gate electrode 9703, a low resistance state in which the current flows in a positive voltage range from 0 to 0.2 V is obtained, as indicated by (4). This state is also maintained while a positive voltage in the range of 0 to 0.2 V is applied to the gate electrode 9703. The state (4) will be referred to as a “positive low resistance mode”.
When a positive voltage of 0.2 V or more is applied to the gate electrode 9703, no current flows, and the state changes to a high resistance state, as indicated by (5). In this state, the state wherein the current value has a high resistance is maintained while a positive voltage in the range of 0 to 2 V is applied to the gate electrode 9703, as indicated by (6). The state (6) will be referred to as a “positive high resistance mode”.
As described above, the element using the metal oxide layer 9704 apparently has four stable modes: “positive high resistance mode”, “positive low resistance mode”, “negative high resistance mode”, and “negative low resistance mode”. More specifically, the “positive high resistance mode” and “negative high resistance mode” are “high resistance modes” which exhibit the same high resistance state. The “positive low resistance mode” and “negative low resistance mode” are “low resistance modes” which exhibit the same low resistance state. That is, two modes are present. In the state of the “high resistance mode”, the “high resistance mode” is maintained in the voltage range of −0.8 V to +0.8 V. When a voltage of −0.8 V or more is applied to change the state to the “low resistance mode”, the “low resistance mode” is maintained in the voltage range of −0.5 V to +2.0 V. Switching between the two, “high resistance mode” and “low resistance mode” occurs. This also applied to the negative resistance modes, i.e., “negative high resistance mode” and “negative low resistance mode”.
As for the actual current value in each “negative mode” when a voltage of −0.5 V is applied, the current value in the “negative high resistance mode” is −5×10−8 A, and that in the “negative low resistance mode” is −1×10−5 A. The ratio is as high as 200 times. This facilitates each mode identification. The present inventors estimate that the above-described phenomenon occurs when the resistance value of the metal oxide layer 9704 dramatically changes depending on the direction and magnitude of the applied voltage.
Since the insulating layer 9705 is provided between the metal oxide layer 9704 and the gate electrode 9703, carriers can be controlled by the band structure of the insulating layer 9705. More specifically, for example, tantalum pentoxide has a band gap of about 4.5 eV. The energy difference viewed from the Fermi level is about 1.2 eV in the conduction band and 2.3 eV in the valence band. That is, the barrier is higher on the valence band side. Hence, the barrier effect is high for holes in the valence band but low for electrons in the conduction band. For further information, see Wilk et al., “J. Appl. Phys.”, No. 87, p. 484 (2000).
From the above-described characteristic, when, e.g., a tantalum pentoxide film is used as the insulating layer between the electrode and the metal oxide layer, a phenomenon that electrons readily flow but holes hardly flow can be expected. Actually, as shown in
It was found that when the above-described “low resistance mode” and “high resistance mode” shown in
The shift to the ON state wherein the current between the source and drain readily flows is done by applying a negative voltage to the gate electrode 9703 and a positive voltage of 1.1 V or more to the drain electrode 9707 to abruptly flow the current, as indicated by (2) in
The ON/OFF state between the source and drain controlled in the above-described way can easily be recognized by reading a current value when an appropriate voltage of 0 to 1.0 V is applied between the source and drain. For example, when the mode state of the 3-terminal element shown in
When the mode state of the element shown in
The above-described ON/OFF state of the 3-terminal element can easily be identified only by checking whether the element shown in
Even when the source electrode 9706 is set open, the ON state and OFF state can be controlled by applying a gate voltage. In the case wherein the source electrode 9706 is set open, when the read voltage is increased, a current to some extent flows between the source and drain even when a gate voltage is applied to set the OFF state. When the source electrode 9706 is set open, and the gate voltage is applied in this state, the applied voltage selectively acts depending on the region under the drain electrode 9707. As described above, a certain source-drain current is supposed to flow when the read voltage is high. Hence, the source-drain current is supposed to flow through a path formed from the source electrode 9706, the metal oxide layer 9704 in the region under the source electrode 9706, the gate electrode 9703, the metal oxide layer 9704 in the region under the drain electrode 9707, and the drain electrode 9707.
The voltage to operate the 3-terminal element shown in
The measured current is maximized about 10 min after and then moderately decreases up to 1,000 min. However, since the current value at this time is 97% of the maximum value, the data can be discriminated without any problem. As is predicted from the extrapolated line of 10,000,000 min corresponding to 10 years shown in
In the above-described example of the present invention, each of the insulating layer on the silicon substrate, the gate electrode layer on the insulating layer, and the metal oxide layer on the gate electrode is formed by ECR sputtering. However, the method of forming each layer is not limited to ECR sputtering. For example, the insulating layer to be formed on the silicon substrate may be formed by thermal oxidation or CVD (Chemical Vapor Deposition) or a conventional sputtering method.
The gate electrode layer may be formed by any other film formation method such as EB deposition, CVD, MBE, or IBD. The metal oxide layer can also be formed by the above-described MOD, conventional sputtering method, PLD, or MOCVD. However, when ECR sputtering is used, flat and excellent insulating film, metal film, and metal oxide film can easily be obtained.
In the above-described embodiment, after each layer is formed, the substrate is temporarily unloaded into the atmosphere. However, the layers may be formed by a continuous process without unloading the structure into the atmospheric by using an apparatus which connects, through vacuum transfer chambers, the process chambers to realize ECR sputtering to form the respective layers. With this arrangement, the substrate to be processed can be transported in vacuum and is therefore prevented from being influenced by disturbance such as water adhesion. Hence, the film quality and interface properties can be improved.
As shown in patent reference 7, after each layer is formed, the surface of the formed layer may be irradiated with ECR plasma to improve the properties. After each layer is formed, the formed layer may be annealed (heat-treated) in an appropriate gas atmosphere such as hydrogen atmosphere to greatly improve the properties of each layer.
The basic idea of the present invention is arranging an insulating layer in contact with a metal oxide layer and sandwiching these layers by the gate electrode and the source and drain electrodes, as shown in
For example, as shown in
An insulating substrate made of glass or quartz may be used. With this structure, the present invention can be applied to, e.g. a glass substrate easy to process. The metal oxide layer 9704 which has a refractive index of about 2.6 measured at a wavelength of 632.8 nm is optically transparent. For this reason, when a transparent substrate is used, the 3-terminal element of this embodiment can be applied to a display. When the metal oxide layer 9704 is formed so thick in the range of 10 to 200 nm that an interference color is generated, the visual effect of a colored state can be obtained.
Another form of the 3-terminal element of the present invention will be described next. In the above description, one ferroelectric element has been exemplified. However, as has been described with reference to
The change in resistance value of the metal oxide layer 9704 can also be controlled by a current, as described above. A predetermined voltage is applied to the metal oxide layer 9704 to flow a predetermined current. Immediately after that, a predetermined voltage (e.g., +0.5 V) is applied between the drain electrode 9707 and the gate electrode 9703. The current value changes then.
For example, after a current from 1×10−9 A (inclusive) to 1×10−6 A (exclusive) is supplied between the electrodes, the current value is small, and a high resistance state is obtained. After a current of 1×10−6 A or more is supplied between the electrodes, the value of the flowing current becomes large (e.g., 0.7 mA), and the state changes to a low resistance state. As is apparent from this, the resistance of the metal oxide layer 9704 also changes depending on the current flowing to it. That is, two resistance values representing a high resistance state and low resistance state are present. Hence, the 3-terminal element shown in
As described above, the resistance change in the metal oxide layer 9704 can also be controlled by a pulse voltage. For example, as shown in
The above-described pulse voltage application is repeated. The current measured after each pulse voltage application changes as shown in
The voltage and time of the voltage pulse capable of changing the resistance state of the metal oxide layer 9704 can be changed in accordance with the situation. For example, when a voltage pulse of +5 V having a width of 10 μs is applied four times to set the high resistance state, and a short pulse of −4 V having a width of 1 μs is applied 10 times, the state can be changed to the low resistance state. When a short pulse of +5 V having a width of 1 μs is applied 100 times in this state, the state can be changed to the high resistance state. When a low voltage pulse of −3 V having a width of 100 μs is applied 100 times in this state, the state can be changed to the low resistance state.
A case wherein the 3-terminal element shown in
Even in the 3-terminal element shown in
Still another embodiment of the present invention will be described below with reference to the accompanying drawings.
The substrate 10201 can be made of any one of a semiconductor, insulator, and conductive material such as a metal. When the substrate 10201 is made of an insulating material, the insulating layer 10202 can be omitted. When the substrate 10201 is made of a conductive material, the insulating layer 10202 and gate electrode 10203 can be omitted. In this case, the substrate 10201 made of the conductive material serves as a gate electrode. The gate electrode 10203, source electrode 10206, and drain electrode 10207 need only be made of a transition metal including noble metals such as platinum (Pt), ruthenium (Ru), gold (Au), silver (Ag), and titanium (Ti). The electrodes may be made of a compound such as a nitride, oxide, or fluoride of a transition metal, such as titanium nitride (TiN), hafnium nitride (HfN), strontium ruthenate (SrRuO2), zinc oxide (ZnO), indium tin oxide (ITO), or lanthanum fluoride (LaF3), or a composite film formed by stacking them.
The insulating layer 10205 need only be made of silicon dioxide, silicon oxynitride, alumina, an oxide such as LiNbO3 containing a light metal such as lithium, beryllium, magnesium, or calcium, or a fluoride such as LiCaAlF6, LiSrAlF6, LiYF4, LiLuF4, or KMgF3. Alternatively, the insulating layer 10205 need only be made of an oxide or nitride of a transition metal such as scandium, titanium, strontium, yttrium, zirconium, hafnium, tantalum, or lanthanum series, a silicate (ternary compound of a metal, silicon, and oxygen) containing the above-described elements, an aluminate (ternary compound of a metal, aluminum, and oxygen) containing these elements, or an oxide or nitride containing at least two of the above elements.
Like the above-described ferroelectric layer 104 and the like, the metal oxide layer 10204 is formed by dispersing a plurality of microcrystalline grains of Bi4Ti3O12 crystal having a grain size of about 3 to 15 nm in a base layer, i.e., a layer containing titanium in an excessive amount relative to the stoichiometric composition of Bi4Ti3O12. This is confirmed by observation using a transmission electron microscope. The base layer may be TiOx with a bismuth content of almost 0. In other words, the base layer is made of a metal oxide which contains two metals and in which the content of one metal is smaller in comparison with the stoichiometric composition.
A detailed example of the 3-terminal element shown in
A detailed method of forming the above-described insulating layer 10202, gate electrode 10203, metal oxide layer 10204, insulating layer 10205, source electrode 10206, and drain electrode 10207 will be described later. They can be formed by sputtering a metal target or sintered target in ECR plasma made of argon gas, oxygen gas, or nitrogen gas by using an ECR sputtering apparatus shown in
An example of a method of manufacturing the 3-terminal element shown in
For example, Ar gas is supplied at a flow rate of 20 sccm into a plasma production chamber whose internal pressure is set on the order of 10−5 Pa. The internal pressure is set to about 10−3 to 10−2 Pa. A magnetic field of 0.0875 T and a microwave of 2.45 GHz (about 500 W) are supplied to set the electron cyclotron resonance condition, thereby producing Ar plasma in the plasma production chamber. Note that sccm is the unit of flow rate and indicates that a fluid at 0° C. and 1 atmospheric pressure flows 1 cm3 in 1 min.
The plasma produced by the above-described method is output from the plasma production chamber to the process chamber side by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power of 13.56 MHz (e.g., 500 W) is supplied from a high-frequency power supply to the silicon target placed at the outlet of the plasma production chamber. When Ar ions collide against the silicon target, a sputtering phenomenon occurs to sputter Si particles. The Si particles sputtered from the silicon target reach the surface of the silicon substrate 10201 together with the plasma output from the plasma production chamber and the oxygen gas which is supplied and activated by the plasma and are oxidized to silicon dioxide by the activated oxygen. With the above process, the insulating layer 10202 made of silicon dioxide and having a thickness of, e.g., about 100 nm can be formed on the substrate 10201 (
The insulating layer 10202 ensures insulation to prevent a voltage from leaking to the substrate 10201 and influencing desired electrical characteristics when a voltage is applied between the electrodes to be formed later. For example, a silicon oxide film formed by oxidizing the surface of the silicon substrate by thermal oxidation may be used as the insulating layer 10202. The insulating layer 10202 may be made of any other insulating material except silicon oxide if the insulating properties can be ensured. The thickness of the insulating layer 10202 need not always be 100 nm and may be smaller or larger. In the above-described formation of the insulating layer 10202 by ECR sputtering, the substrate 10201 is not heated. However, the film may be formed while heating the substrate 10201.
After the insulating layer 10202 is formed in the above-described manner, a ruthenium film is formed on the insulating layer 10202 by similar ECR sputtering using pure ruthenium (Ru) as a target, thereby forming the gate electrode 10203, as shown in
The magnetic field of the electron cyclotron resonance condition is given to the plasma production chamber. Then, a microwave of 2.45 GHz (about 500 W) is supplied into the plasma production chamber to produce ECR plasma of Ar and Xe in it. The produced ECR plasma is output from the plasma production chamber to the process chamber side by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power of 13.56 MHz (e.g., 500 W) is supplied to the ruthenium target placed at the outlet of the plasma production chamber. The sputtering phenomenon occurs to sputter Ru particles from the ruthenium target. The Ru particles sputtered from the ruthenium target reach the surface of the insulating layer 10202 on the substrate 10201 and are deposited.
With the above process, the gate electrode 10203 having a thickness of, e.g., about 10 nm can be formed on the insulating layer 10202 (
As described above, in forming the Ru film by ECR sputtering, the substrate 10201 is heated to 400° C. However, the substrate need not always be heated. However, if the substrate is not heated, the adhesion of ruthenium to silicon dioxide becomes low, and the film may peel off. To prevent peeling, the film is formed preferably while heating the substrate.
After the gate electrode 10203 is formed in the above-described manner, the metal oxide layer 10204 is formed on the gate electrode 10203 to a thickness to just cover its surface, as shown in
Formation of the metal oxide layer 10204 will be described in detail. The substrate 10201 is heated to 300° C. to 700° C. Ar gas as a rare gas is supplied into the plasma production chamber at a flow rate of, e.g., 20 sccm to set the pressure on the order of, e.g., 10−3 to 10−2 Pa. In this state, the magnetic field of the electron cyclotron resonance condition is given to the plasma production chamber. Then, a microwave of 2.45 GHz (about 500 W) is supplied into the plasma production chamber to produce ECR plasma in it.
The produced ECR plasma is output from the plasma production chamber to the process chamber side by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power of 13.56 MHz (e.g., 500 W) is supplied to the sintered body target placed at the outlet of the plasma production chamber. When Ar particles collide against the sintered body target, the sputtering phenomenon occurs to sputter Bi particles and Ti particles.
The Bi particles and Ti particles sputtered from the sintered body target reach the surface of the heated gate electrode 10203 together with the ECR plasma output from the plasma production chamber and the oxygen gas activated by the output ECR plasma and are oxidized by the activated oxygen. The oxygen (O2) gas serving as a reactive gas is supplied at a flow rate of, e.g., 1 sccm separately from the Ar gas, as will be described later. Although the sintered body target contains oxygen, any shortage of oxygen in the deposited film can be prevented by supplying oxygen. With the above-described film formation by ECR sputtering, the metal oxide layer 10204 having a thickness of, e.g., about 40 nm can be formed (
The film quality may be improved by irradiating the formed metal oxide layer 10204 with ECR plasma of an inert gas and a reactive gas. As the reactive gas, not oxygen gas but nitrogen gas, fluorine gas, or hydrogen gas can be used. The film quality improvement can also be applied to formation of the insulating layer 10202. The metal oxide layer 10204 may be formed at a low substrate temperature of 300° C. or less and then annealed (heat-treated) in an appropriate gas atmosphere such as oxygen atmosphere to greatly improve the properties of the film.
After the metal oxide layer 10204 is formed in the above-described manner, the substrate 10201 is unloaded from the apparatus to the atmosphere. The substrate 10201 is fixed on the substrate holder of the same ECR sputtering apparatus as in
Formation of a metal mode film by Ta—O molecules will be described in detail. In the ECR sputtering apparatus shown in
A microwave of, e.g., 2.45 GHz (e.g., 500 W) is supplied from the microwave generation unit (not shown) into the plasma production chamber through the waveguide, quartz window, and vacuum waveguide. With this supply of the microwave, Ar plasma is produced in the plasma production chamber. The produced plasma is output from the plasma production chamber to the side of the process chamber by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power (e.g., 500 W) is supplied from the high-frequency electrode supply unit to the target placed at the outlet of the plasma production chamber.
When Ar particles collide against the target, a sputtering phenomenon occurs to sputter Ta particles from the target. The Ta particles sputtered from the target reach the surface of the metal oxide layer 10204 on the substrate 10201 together with the plasma output from the plasma production chamber and the oxygen gas which is supplied from the reactive gas supply unit and activated by the plasma and are oxidized to tantalum pentoxide by the activated oxygen.
With the above process, a tantalum pentoxide film is formed on the metal oxide layer 10204. Subsequently, a silicon dioxide film is formed on the tantalum pentoxide film by ECR sputtering using the target made of pure silicon, like silicon dioxide deposition described with reference to
The insulating layer 10205 including the tantalum pentoxide films and silicon dioxide films is used to control the voltage to be applied to the ferroelectric film upon voltage application to the metal oxide layer 10204. The insulating layer 10205 may have any other structure except the multilayered structure of tantalum pentoxide films and silicon dioxide films if it can control the voltage applied to the metal oxide layer 10204. The insulating layer 10205 may be a single layer. The thickness is not limited to 5 nm, either. In the above-described ECR sputtering, the substrate 10201 is not heated but may be heated.
The source electrode 10206 and drain electrode 10207 each made of Au and having a predetermined area are formed on the insulating layer 10205, as shown in
The characteristics of the element using the metal oxide layer 10204 will be described next. The characteristics were investigated by applying a voltage between the gate electrode 10203 and the drain electrode 10207. When a voltage from a power supply was applied between the gate electrode 10203 and the drain electrode 10207, and a current flowing when the voltage was applied was measured by an ammeter, a result shown in
When a positive voltage is applied to the gate electrode 10203, the flowing current is very small in the range of 0 to 1.0 V, as indicated by (1) in
When a positive voltage is applied again to the gate electrode 10203, a locus to flow a positive current of 0.1 A/cm2 or more is obtained at about 0.8 V, as indicated by (3). When the positive voltage is further applied to the gate electrode 10203, a current of 0.1 A/cm2 or more flows at about 0.8 V, as indicated by (3).
When a negative voltage is applied to the gate electrode 10203, a negative current flows up to about −0.2 V, as indicated by (4). The current increases to −1.5×10−2 A/cm2 at maximum. When the absolute value of the voltage is decreased, the current traces a locus indicated by (4).
When the negative voltage is applied up to −0.2 V, the current-traces the locus indicated by (4). After that, as indicated by (5), the value of the flowing current decreases, and no negative current flows. When the negative voltage is further applied to the gate electrode 10203, a locus to rarely flow a current is obtained, as indicated by (6). Even when the absolute value of the voltage is decreased then, the current rarely flows, as indicated by (6). When a positive voltage is applied to the gate electrode 10203, the current rarely flows up to 0 to 1.0 V, as indicated by (1).
Hence, the high resistance state wherein no current flows as in (1) is maintained unless a voltage of 1.1 V or more is applied to the gate electrode 10203 to prevent any sudden current flow as in (2). The state (1) will be referred to as a “positive high resistance mode”.
For example, as indicated by (2), when a voltage of 1.1 V or more is applied to abruptly flow a current, a low resistance state in which the current readily flows is obtained, as indicated by (3). This state is also maintained while a positive voltage is applied to the gate electrode 10203. The state (3) will be referred to as a “positive low resistance mode”.
However, when a negative voltage is applied to the gate electrode 10203, a low resistance state in which a small current flows in the early stage in a negative voltage range from 0 to −0.2 V is obtained, as indicated by (4). This state is also maintained while a negative voltage in the range of 0 to −0.2 V is applied. The state (4) will be referred to as a “negative low resistance mode”.
When a negative voltage of −0.2 V or more is applied, no current flows, and the state changes to a high resistance state, as indicated by (5). In this state, the state wherein the current value has a high resistance is maintained while a negative voltage in the range of 0 to −1.0 V is applied, as indicated by (6). The state (6) will be referred to as a “negative high resistance mode”.
As described above, the metal oxide layer 10204 apparently has four stable modes: “positive high resistance mode”, “positive low resistance mode”, “negative high resistance mode”, and “negative low resistance mode”. More specifically, the “positive high resistance mode” and “negative high resistance mode” are “high resistance modes” which exhibit the same high resistance state. The “positive low resistance mode” and “negative low resistance mode” are “low resistance modes” which exhibit the same low resistance state. That is, two modes are present. In the state of the “high resistance mode”, the “high resistance mode” is maintained in the voltage range of −1.5 V to +1.0 V. When a voltage of +1.0 V or more is applied to change the state to the “low resistance mode”, the “low resistance mode” is maintained in the voltage range of −0.2 V to +0.8 V. Switching between the two, “high resistance mode” and “low resistance mode” occurs. This also applied to the negative resistance modes, i.e., “negative high resistance mode” and “negative low resistance mode”.
As for the actual current value in each “positive mode” when a voltage of 0.5 V is applied, the current value in the “positive high resistance mode” is 1.0×10−5 A/cm2, and that in the “positive low resistance mode” is 5×10−2 A/cm2. The ratio is as high as 5,000 times. This facilitates each mode identification. The present inventors estimate that the above-described phenomenon occurs when the resistance value of the metal oxide layer 10204 dramatically changes depending on the direction and magnitude of the applied voltage.
Since the insulating layer 10205 is provided between the metal oxide layer 10204 and the drain electrode 10207 (source electrode 10206), carriers can be controlled by the band structure of the insulating layer 10205. More specifically, for example, tantalum pentoxide has a band gap of about 4.5 eV. The energy difference viewed from the Fermi level is about 1.2 eV in the conduction band and 2.3 eV in the valence band. That is, the barrier is higher on the valence band side. Hence, the barrier effect is high for holes in the valence band but low for electrons in the conduction band. For further information, see Wilk et al., “J. Appl. Phys.”, No. 87, p. 484 (2000).
From the above-described characteristic, when, e.g., a tantalum pentoxide film is used as the insulating layer between the electrode and the metal oxide layer 10204, a phenomenon that electrons readily flow but holes hardly flow can be expected. Actually, as shown in
It was found that when the above-described “low resistance mode” and “high resistance mode” shown in
The ON state wherein the current between the source and drain readily flows is set by applying a positive voltage to the gate electrode 10203 and a negative voltage of −0.8 V or more to the drain electrode 10207 to abruptly flow the current, as indicated by (2) in
The ON/OFF state between the source and drain controlled in the above-described way can easily be recognized by reading a current value when an appropriate voltage of −0.8 to +0.8 V is applied between the source and drain. For example, when the mode state of the element shown in
When the mode state of the element shown in
The above-described ON/OFF state can easily be identified only by checking whether the element shown in
Even when the source electrode 10206 is set open, the ON state and OFF state can be controlled by applying a gate voltage. In the case wherein the source electrode 10206 is set open, when the read voltage is increased, a current to some extent flows between the source and drain even when a gate voltage is applied to set the OFF state. When the source electrode 10206 is set open, and the gate voltage is applied in this state, the applied voltage selectively acts depending on the region under the drain electrode 10207. As described above, a certain source-drain current is supposed to flow when the read voltage is high. Hence, the source-drain current is supposed to flow through a path formed from the source electrode 10206, the metal oxide layer 10204 in the region under the source electrode 10206, the gate electrode 10203, the metal oxide layer 10204 in the region under the drain electrode 10207, and the drain electrode 10207.
The voltage to operate the element shown in
Like the above-described elements, the 3-terminal element shown in
In the above-described example of the present invention, each of the insulating layer on the silicon substrate, the gate electrode layer on the insulating layer, and the metal oxide layer on the gate electrode is formed by ECR sputtering. However, the method of forming each layer is not limited to ECR sputtering. For example, the insulating layer to be formed on the silicon substrate may be formed by thermal oxidation or CVD (Chemical Vapor Deposition) or a conventional sputtering method.
The gate electrode layer may be formed by any other film formation method such as EB deposition, CVD, MBE, or IBD. The metal oxide layer can also be formed by the above-described MOD, conventional sputtering method, PLD, or MOCVD. However, when ECR sputtering is used, flat and excellent insulating film, metal film, and metal oxide film can easily be obtained.
In the above-described embodiment, after each layer is formed, the substrate is temporarily unloaded into the atmosphere. However, the layers may be formed by a continuous process without unloading the structure into the atmospheric by using an apparatus which connects, through vacuum transfer chambers, the process chambers to realize ECR sputtering to form the respective layers. With this arrangement, the substrate to be processed can be transported in vacuum and is therefore prevented from being influenced by disturbance such as water adhesion. Hence, the film quality and interface properties can be improved.
As shown in patent reference 7, after each layer is formed, the surface of the formed layer may be irradiated with ECR plasma to improve the properties. After each layer is formed, the formed layer may be annealed (heat-treated) in an appropriate gas atmosphere such as hydrogen atmosphere to greatly improve the properties of each layer.
The basic idea of the present invention is arranging an insulating layer in contact with a metal oxide layer and sandwiching these layers by the gate electrode and the source and drain electrodes, as shown in
For example, as shown in
An insulating substrate made of glass or quartz may be used. With this structure, the present invention can be applied to, e.g. a glass substrate easy to process. The metal oxide layer 10204 which has a refractive index of about 2.6 measured at a wavelength of 632.8 nm is optically transparent. For this reason, when a transparent substrate is used, the 3-terminal element of this embodiment can be applied to a display. When the metal oxide layer 10204 is formed so thick in the range of 10 to 200 nm that an interference color is generated, the visual effect of a colored state can be obtained.
In the above description, one ferroelectric element has been exemplified. However, as has been described with reference to
Still another embodiment of the present invention will be described below with reference to the accompanying drawings.
The substrate 10601 can be made of any one of a semiconductor, insulator, and conductive material such as a metal. When the substrate 10601 is made of an insulating material, the insulating layer 10602 can be omitted. When the substrate 10601 is made of a conductive material, the insulating layer 10602 and gate electrode 10603 can be omitted. In this case, the substrate 10601 made of the conductive material serves as a gate electrode. The gate electrode 10603, source electrode 10607, and drain electrode 10608 need only be made of a transition metal including noble metals such as platinum (Pt), ruthenium (Ru), gold (Au), silver (Ag), and titanium (Ti). The electrodes may be made of a compound such as a nitride, oxide, or fluoride of a transition metal, such as titanium nitride (TiN), hafnium nitride (HfN), strontium ruthenate (SrRuO2), zinc oxide (ZnO), indium tin oxide (ITO), or lanthanum fluoride (LaF3), or a composite film formed by stacking them.
The insulating layers 10605 and 10606 need only be made of silicon dioxide, silicon oxynitride, alumina, an oxide such as LiNbO3 containing a light metal such as lithium, beryllium, magnesium, or calcium, or a fluoride such as LiCaAlF6, LiSrAlF6, LiYF4, LiLuF4, or KMgF3. Alternatively, the insulating layers 10605 and 10606 need only be made of an oxide or nitride of a transition metal such as scandium, titanium, strontium, yttrium, zirconium, hafnium, tantalum, or lanthanum series, a silicate (ternary compound of a metal, silicon, and oxygen) containing the above-described elements, an aluminate (ternary compound of a metal, aluminum, and oxygen) containing these elements, or an oxide or nitride containing at least two of the above elements.
The metal oxide layer 10604 is the same as the above-described ferroelectric layer 10604, ferroelectric layer 310604, ferroelectric layer 4705, ferroelectric layer 6205, metal oxide layer 8604, metal oxide layer 9704, and metal oxide layer 10204.
A detailed example of the 3-terminal element shown in
A detailed method of forming the above-described insulating layer 10602, gate electrode 10603, insulating layer 10605, metal oxide layer 10604, insulating layer 10606, source electrode 10607, and drain electrode 10608 will be described later. They can be formed by sputtering a metal target or sintered target in ECR plasma made of argon gas, oxygen gas, or nitrogen gas by using an ECR sputtering apparatus shown in
An example of a method of manufacturing the 3-terminal element shown in
For example, Ar gas is supplied at a flow rate of 20 sccm into a plasma production chamber whose internal pressure is set on the order of 10−5 Pa. The internal pressure is set to about 10−3 to 10−2 Pa. A magnetic field of 0.0875 T and a microwave of 2.45 GHz (about 500 W) are supplied to set the electron cyclotron resonance condition, thereby producing Ar plasma in the plasma production chamber. Note that sccm is the unit of flow rate and indicates that a fluid at 0° C. and 1 atmospheric pressure flows 1 cm3 in 1 min.
The plasma produced by the above-described method is output from the plasma production chamber to the process chamber side by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power of 13.56 MHz (e.g., 500 W) is supplied from a high-frequency power supply to the silicon target placed at the outlet of the plasma production chamber. When Ar ions collide against the silicon target, a sputtering phenomenon occurs to sputter Si particles. The Si particles sputtered from the silicon target reach the surface of the silicon substrate 10601 together with the plasma output from the plasma production chamber and the oxygen gas which is supplied and activated by the plasma and are oxidized to silicon dioxide by the activated oxygen. With the above process, the insulating layer 10602 made of silicon dioxide and having a thickness of, e.g., about 100 nm can be formed on the substrate 10601 (
The insulating layer 10602 ensures insulation to prevent a voltage from leaking to the substrate 10601 and influencing desired electrical characteristics when a voltage is applied between the electrodes to be formed later. For example, a silicon oxide film formed by oxidizing the surface of the silicon substrate by thermal oxidation may be used as the insulating layer 10602. The insulating layer 10602 may be made of any other insulating material except silicon oxide if the insulating properties can be ensured. The thickness of the insulating layer 10602 need not always be 100 nm and may be smaller or larger. In the above-described formation of the insulating layer 10602 by ECR sputtering, the substrate 10601 is not heated. However, the film may be formed while heating the substrate 10601.
After the insulating layer 10602 is formed in the above-described manner, a ruthenium film is formed on the insulating layer 10602 by similar ECR sputtering using pure ruthenium (Ru) as a target, thereby forming the gate electrode 10603, as shown in
The magnetic field of the electron cyclotron resonance condition is given to the plasma production chamber. Then, a microwave of 2.45 GHz (about 500 W) is supplied into the plasma production chamber to produce ECR plasma of Ar and Xe in it. The produced ECR plasma is output from the plasma production chamber to the process chamber side by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power of 13.56 MHz (e.g., 500 W) is supplied to the ruthenium target placed at the outlet of the plasma production chamber. The sputtering phenomenon occurs to sputter Ru particles from the ruthenium target. The Ru particles sputtered from the ruthenium target reach the surface of the insulating layer 10602 on the substrate 10601 and are deposited.
With the above process, the gate electrode 10603 having a thickness of, e.g., about 10 nm can be formed on the insulating layer 10602 (
As described above, in forming the Ru film by ECR sputtering, the substrate 10601 is heated to 400° C. However, the substrate need not always be heated. However, if the substrate is not heated, the adhesion of ruthenium to silicon dioxide becomes low, and the film may peel off. To prevent peeling, the film is formed preferably while heating the substrate.
After the gate electrode 10603 is formed in the above-described manner, the substrate 10601 is unloaded from the apparatus to the atmosphere. The substrate 10601 is fixed on the substrate holder of the same ECR sputtering apparatus as in
Formation of a metal mode film by Ta—O molecules will be described in detail. In the ECR sputtering apparatus shown in
A microwave of, e.g., 2.45 GHz (e.g., 500 W) is supplied from the microwave generation unit (not shown) into the plasma production chamber through the waveguide, quartz window, and vacuum waveguide. With this supply of the microwave, Ar plasma is produced in the plasma production chamber. The produced plasma is output from the plasma production chamber to the side of the process chamber by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power (e.g., 500 W) is supplied from the high-frequency electrode supply unit to the target placed at the outlet of the plasma production chamber.
When Ar particles collide against the target, a sputtering phenomenon occurs to sputter Ta particles from the target. The Ta particles sputtered from the target reach the surface of the gate electrode 10603 on the substrate 10601 together with the plasma output from the plasma production chamber and the oxygen gas which is supplied from the reactive gas supply unit and activated by the plasma and are oxidized to tantalum pentoxide by the activated oxygen.
With the above process, a tantalum pentoxide film is formed on the gate electrode 10603. Subsequently, a silicon dioxide film is formed on the tantalum pentoxide film by ECR sputtering using the target made of pure silicon, like silicon dioxide deposition described with reference to
The insulating layer 10605 including the tantalum pentoxide films and silicon dioxide films is used to control the voltage to be applied to the ferroelectric film upon voltage application to the metal oxide layer 10604. The insulating layer 10605 may have any other structure except the multilayered structure of tantalum pentoxide films and silicon dioxide films if it can control the voltage applied to the metal oxide layer 10604. The insulating layer 10605 may be a single layer. The thickness is not limited to 5 nm, either. In the above-described ECR sputtering, the substrate 10601 is not heated but may be heated.
After the insulating layer 10605 is formed in the above-described manner, the metal oxide layer 10604 is formed on the insulating layer 10605 to a thickness to just cover its surface, as shown in
Formation of the metal oxide layer 10604 will be described in detail. The substrate 10601 is heated to 300° C. to 700° C. Ar gas as a rare gas is supplied into the plasma production chamber at a flow rate of, e.g., 20 sccm to set the pressure on the order of, e.g., 10−3 to 10−2 Pa. In this state, the magnetic field of the electron cyclotron resonance condition is given to the plasma production chamber. Then, a microwave of 2.45 GHz (about 500 W) is supplied into the plasma production chamber to produce ECR plasma in it.
The produced ECR plasma is output from the plasma production chamber to the process chamber side by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power of 13.56 MHz (e.g., 500 W) is supplied to the sintered body target placed at the outlet of the plasma production chamber. When Ar particles collide against the sintered body target, the sputtering phenomenon occurs to sputter Bi particles and Ti particles.
The Bi particles and Ti particles sputtered from the sintered body target reach the surface of the heated insulating layer 10605 together with the ECR plasma output from the plasma production chamber and the oxygen gas activated by the output ECR plasma and are oxidized by the activated oxygen. The oxygen (O2) gas serving as a reactive gas is supplied at a flow rate of, e.g., 1 sccm separately from the Ar gas, as will be described later. Although the sintered body target contains oxygen, any shortage of oxygen in the deposited film can be prevented by supplying oxygen. With the above-described film-formation by ECR sputtering, the metal oxide layer 10604 having a thickness of, e.g., about 40 nm can be formed (
The film quality may be improved by irradiating the formed metal oxide layer 10604 with ECR plasma of an inert gas and a reactive gas. As the reactive gas, not oxygen gas but nitrogen gas, fluorine gas, or hydrogen gas can be used. The film quality improvement can also be applied to formation of the insulating layer 10602. The metal oxide layer 10604 may be formed at a low substrate temperature of 300° C. or less and then annealed (heat-treated) in an appropriate gas atmosphere such as oxygen atmosphere to greatly improve the properties of the film.
After the metal oxide layer 10604 is formed in the above-described manner, the insulating layer 10606 is formed on the metal oxide layer 10604 to a thickness to just cover its surface, as shown in
The source electrode 10607 and drain electrode 10608 each made of Au and having a predetermined area are formed on the insulating layer 10606, as shown in
The characteristics of the 3-terminal element shown in
When a positive voltage is applied to the drain electrode 10608, the flowing current is very small in the range of 0 to 1.6 V, as indicated by (1) in
When a positive voltage is applied again to the drain electrode 10608, a locus to flow a positive current of 1×10−3 A/cm2 or more is obtained at about 0.5 V, as indicated by (3). When the positive voltage is further applied to the drain electrode 10608, a current of 1×10−3 A/cm2 or more flows at about 0.5 V, as indicated by (3). When a voltage of 0 to 0.5 V is applied, a state wherein the resistance is low, as indicated by (3), is maintained.
When a negative voltage is applied to the drain electrode 10608, a negative current flows up to about −0.5 V, as indicated by (4). The current increases to −1.5×10−3 A/cm2 at maximum. When a voltage of 0 to −0.5 V is applied, a state wherein the resistance is low is maintained, as indicated by (4).
When a negative voltage is applied from −0.5 V to −1.6 V, the current value decreases, and no negative current flows, as indicated by (5). Even when the absolute value of the voltage from −1.6 V to 0 V is decreased then, the current rarely flows, as indicated by (6). When a negative voltage is applied to the drain electrode 10608, a locus to rarely flow a current is obtained, as indicated by (6).
When a positive voltage is applied to the drain electrode 10608, a locus to rarely flow a current t up 0 to 1.6 V is obtained, as indicated by (1) When a voltage of 1.6 V or more is applied, a state representing a low resistance indicated by (3) is obtained.
Hence, the high resistance state wherein no current flows as in (1) is maintained unless a voltage of 1.6 V or more is applied to the drain electrode 10608 to prevent any sudden current flow as in (2). The state (1) will be referred to as a “positive high resistance mode”.
For example, as indicated by (2), when a voltage of 1.6 V or more is applied to abruptly flow a current, a low resistance state in which the current readily flows is obtained, as indicated by (3). This state is also maintained while a positive voltage is applied to the drain electrode 10608. The state (3) will be referred to as a “positive low resistance mode”.
However, when a negative voltage is applied to the drain electrode 10608, a low resistance state in which a small current flows in the early stage in a negative voltage range from 0 to −0.5 V is obtained, as indicated by (4). This state is also maintained while a negative voltage in the range of 0 to −0.5 V is applied. The state (4) will be referred to as a “negative low resistance mode”.
When a negative voltage exceeding −0.5 V is applied, no current flows, and the state changes to a high resistance state, as indicated by (5). In this state, the state wherein the current value has a high resistance is maintained while a negative voltage in the range of 0 to −1.6 V is applied, as indicated by (6). The state (6) will be referred to as a “negative high resistance mode”.
As described above, the metal oxide layer 10604 apparently has four stable modes: “positive high resistance mode”, “positive low resistance mode”, “negative high resistance mode”, and “negative low resistance mode”. More specifically, the “positive high resistance mode” and “negative high resistance mode” are “high resistance modes” which exhibit the same high resistance state. The “positive low resistance mode” and “negative low resistance mode” are “low resistance modes” which exhibit the same low resistance state. That is, two modes are present. In the state of the “high resistance mode”, the “high resistance mode” is maintained in the voltage range of −1.6 V to +1.6 V. When a voltage of +1.6 V or more is applied to change the state to the “low resistance mode”, the “low resistance mode” is maintained in the voltage range of −0.5 V to +0.5 V. Switching between the two, “high resistance mode” and “low resistance mode” occurs. This also applied to the negative resistance modes, i.e., “negative high resistance mode” and “negative low resistance mode”.
As for the actual current value in each “positive mode” when a voltage of 0.5 V is applied, the current value in the “positive high resistance mode” is 5.0×10−6 A/cm, and that in the “positive low resistance mode” is 5×10−3 A/cm2. The ratio is as high as 1,000 times. This facilitates each mode identification. The present inventors estimate that the above-described phenomenon occurs when the resistance value of the metal oxide layer 6205 dramatically changes depending on the direction and magnitude of the applied voltage. This also applies to the “negative low resistance mode”.
Since the insulating layer 10605 is provided between the metal oxide layer 10604 and the gate electrode 10603, and the insulating layer 10606 is provided between the metal oxide layer 10604 and the gate electrode 10603, and the insulating layer 10606 is provided between the metal oxide layer 10604 and the drain electrode 10608 (source electrode 10607), carriers can be controlled by the band structures of the insulating layers 10605 and 10606. More specifically, for example, tantalum pentoxide has a band gap of about 4.5 eV. The energy difference viewed from the Fermi level is about 1.2 eV in the conduction band and 2.3 eV in the valence band. That is, the barrier is higher on the valence band side. Hence, the barrier effect is high for holes in the valence band but low for electrons in the conduction band. For further information, see Wilk et al., “J. Appl. Phys.”, No. 87, p. 484 (2000).
From the above-described characteristic, when, e.g., a tantalum pentoxide film is used as the insulating layer between the electrode and the metal oxide layer, a phenomenon that electrons readily flow but holes hardly flow can be expected. Actually, as shown in
It was found that when the above-described “low resistance mode” and “high resistance mode” shown in
The ON state wherein the current between the source and drain readily flows is set by applying a negative voltage to the gate electrode 10603 and a positive voltage of 1.6 V or more to the drain electrode 10608 to abruptly flow the current, as indicated by (2) in
The ON/OFF state between the source and drain controlled in the above-described way can easily be recognized by reading a current value when an appropriate voltage of 0 to 1.6 V is applied between the source and drain. For example, when the mode state of the 3-terminal element shown in
When the mode state of the element shown in
The above-described ON/OFF state of the 3-terminal element can easily be identified only by checking whether the element shown in
Even when the source electrode 10607 is set open, the ON state and OFF state can be controlled by applying a gate voltage. In the case wherein the source electrode 10607 is set open, when the read voltage is increased, a current to some extent flows between the source and drain even when a gate voltage is applied to set the OFF state. When the source electrode 10607 is set open, and the gate voltage is applied in this state, the applied voltage selectively acts depending on the region under the drain electrode 10608. As described above, a certain source-drain current is supposed to flow when the read voltage is high. Hence, the source-drain current is supposed to flow through a path formed from the source electrode 10607, the metal oxide layer 10604 in the region under the source electrode 10607, the gate electrode 10603, the metal oxide layer 10604 in the region under the drain electrode 10608, and the drain electrode 10608.
The voltage to operate the 3-terminal element shown in
The basic idea of the 3-terminal element shown in
For example, as shown in
An insulating substrate made of glass or quartz may be used. With this structure, the present invention can be applied to, e.g. a glass substrate easy to process. The metal oxide layer 10604 which has a refractive index of about 2.6 measured at a wavelength of 632.8 nm is optically transparent. For this reason, when a transparent substrate is used, the 3-terminal element of this embodiment can be applied to a display. When the metal oxide layer 10604 is formed so thick in the range of 10 to 200 nm that an interference color is generated, the visual effect of a colored state can be obtained.
Even in the 3-terminal element shown in
Still another embodiment of the present invention will be described below with reference to the accompanying drawings.
The substrate 11001 can be made of any one of a semiconductor, insulator, and conductive material such as a metal. When the substrate 11001 is made of an insulating material, the insulating layer 11002 can be omitted. When the substrate 11001 is made of a conductive material, the insulating layer 11002 and ground electrode 11003 can be omitted. In this case, the substrate 11001 made of the conductive material serves as a ground electrode. The ground electrode 11003, bit electrode 11005, and word electrode 11007 need only be made of a transition metal including noble metals such as platinum (Pt), ruthenium (Ru), gold (Au), silver (Ag), and titanium (Ti). The electrodes may be made of a compound such as a nitride, oxide, or fluoride of a transition metal, such as titanium nitride (TiN), hafnium nitride (HfN), strontium ruthenate (SrRuO2), zinc oxide (ZnO), indium tin oxide (ITO), or lanthanum fluoride (LaF3), or a composite film formed by stacking them.
A detailed example of the memory element shown in
The switching layer 11004 and memory layer 11006 are the same as the above-described ferroelectric layer 10604, ferroelectric layer 310604, ferroelectric layer 4705, ferroelectric layer 6205, metal oxide layer 8604, metal oxide layer 9704, metal oxide layer 10204, and metal oxide layer 10604.
According to the memory element using the metal oxide layer (memory layer 11006), two states (ON and OFF) can be held, as will be described below. The characteristics of the metal oxide layer having the above-described structure were investigated by applying a voltage between the bit electrode 11005 and the word electrode 11007. When a voltage from a power supply was applied between the bit electrode 11005 and the word electrode 11007, and a current flowing from the bit electrode 11005 to the word electrode 11007 was measured by an ammeter, the same result as in
When the voltage exceeds −0.4 V, the negative current value starts increasing. After the voltage is decreased up to about −1 V, the negative voltage is decreased. The negative current value decreases while keeping the state wherein a negative current having a larger absolute value than before flows. At this time, the current value is about −0.63 mA at −0.1 V. The resistance value is lower by about five times than the previous state, and the current readily flows. When the applied voltage is returned to 0, the current value also becomes 0.
Next, a positive voltage is applied to the bit electrode 11005. In this state, when the applied positive voltage is low, a relatively large positive current flows according to the previous hysteresis (about 0.63 mA at 0.1 V). When the positive voltage is applied up to about 0.7 V, the positive current suddenly decreases. Finally, the applied positive voltage is decreased from −1 V to 0 V, the positive current value also decreases while keeping the hardly current flowing state and returns to 0. At this time, the positive current is about 0.12 mA at 0.1 V.
The above-described hysteresis of the current flowing in the memory layer 11006 can be regarded as being generated because the resistance value of the memory layer 11006 changes depending on the voltage applied to the memory layer 11006. A case wherein a voltage is applied to the word electrode 11007 will be examined. When a positive voltage VW1 with a predetermined magnitude or more is applied, the memory layer 11006 changes to a “low resistance mode” (ON state) wherein the current easily flows. When a negative voltage VW0 with a predetermined magnitude is applied, the memory layer 11006 changes to a “high resistance mode” (OFF state) wherein the current hardly flows.
The memory layer 11006 has the two stable states, i.e., low resistance mode and high resistance mode. The ON or OFF state remains unless the above-described positive or negative voltage with a predetermined magnitude or more is applied. The value of VW0 described above is about −1 V. The value of VW1 is about +1 V. The resistance ratio of the high resistance mode to the low resistance mode is about 10 to 100. When the above-described phenomenon that the resistance of the switching layer 11004 and memory layer 11006 is switched (changed) by the voltage is used, a nonvolatile functional element capable of a nondestructive read operation can be implemented by the memory element shown in
A case wherein the above-described two states are controlled by using a DC voltage will be described next. First, a positive voltage equal to or higher than the low resistance transition voltage VW1 is applied to the word electrode 11007 to change the memory layer 11006 to the low resistance mode. An ON state wherein a current readily flows is obtained. The ON state can be read out by measuring a current value JR1 between the electrodes at a read voltage VR. It is important to select, as the read voltage VR, such a small value to obtain a sufficient resistance ratio and not to cause state transition (about 0.1 V in the above example). Hence, the read can be done many times without destroying the low resistance mode, i.e., ON state.
On the other hand, when a negative voltage equal to or higher than the high resistance transition voltage VW0 is applied to the word electrode 11007, the memory layer 11006 changes to the high resistance mode, i.e., OFF state wherein a current hardly flows between the electrodes. The OFF state can also be read out by measuring a current value JR0 between the electrodes at the read voltage VR (JR1/JR0≈10 to 100). When the electrodes are not energized, the memory layer 11006 has nonvolatility to hold each state. Except in the write and read, no voltage need be applied.
The above-described characteristics with two states can also apply to the switching layer 11004. The operation of the memory element shown in
The write operation will be described next. An electrical signal to change the memory layer 11006 to the high resistance mode or low resistance mode is applied to the word line and bit line corresponding to a memory cell as a write target. The signal applied to the bit line side at this time corresponds to a voltage not to change the resistance state of the switching layer 11004. With this operation, the memory layer 11006 of the memory cell (memory element) as a write target is changed to the desired high resistance mode or low resistance mode, thereby writing data.
The above-described read and write operations are executed in accordance with, e.g., the flow shown in
After that, when a write word signal having a voltage about ½ the low resistance transition voltage VW1 is applied to the word electrode 11007, and a write bit signal having a voltage about ½ the low resistance transition voltage VW1 and a polarity opposite to the above-described signal is applied to the bit electrode 11005, a “write state” of “1” is obtained. When a signal is applied to the word electrode 11007 and bit electrode 11005, as described above, a voltage equal to the low resistance transition voltage VW1 is applied to the memory layer 11006. The memory layer 11006 is set in the low resistance mode. Hence, “1” is written in this “write state”. To the contrary, when a write word signal having a voltage about ½ the high resistance transition voltage VW0 is applied to the word electrode 11007, and a write bit signal having a voltage about ½ the high resistance transition voltage VW0 and a polarity opposite to the above-described signal is applied to the bit electrode 11005, the memory layer 11006 is set in a “write state” of “0”. In either “write state”, since only a voltage about ½ each transition voltage is applied to the switching layer 11004, the resistance state does not change.
As described above, according to the memory element shown in
In the above-described embodiment, the applied gate voltage is a DC voltage. However, the same effect can be obtained even by applying a pulse voltage having appropriate width and magnitude. As for the ON or OFF state holding time of the memory element shown in
An example of a method of manufacturing the memory element shown in
As shown in
For example, Ar gas is supplied at a flow rate of 20 sccm into a plasma production chamber whose internal pressure is set on the order of 10−5 Pa. The internal pressure is set to about 10−3 to 10−2 Pa. A magnetic field of 0.0875 T and a microwave of 2.45 GHz (about 500 W) are supplied to set the electron cyclotron resonance condition, thereby producing Ar plasma in the plasma production chamber. Note that sccm is the unit of flow rate and indicates that a fluid at 0° C. and 1 atmospheric pressure flows 1 cm3 in 1 min. T (tesla) is the unit of magnetic flux density, and 1 T=10,000 gauss.
The plasma produced by the above-described method is output from the plasma production chamber to the process chamber side by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power of 13.56 MHz (e.g., 500 W) is supplied from a high-frequency power supply to the silicon target placed at the outlet of the plasma production chamber. When Ar ions collide against the silicon target, a sputtering phenomenon occurs to sputter Si particles. The Si particles sputtered from the silicon target reach the surface of the silicon substrate 11001 together with the plasma output from the plasma production chamber and the oxygen gas which is supplied and activated by the plasma and are oxidized to silicon dioxide by the activated oxygen. With the above process, the insulating layer 11002 made of silicon dioxide and having a thickness of, e.g., about 100 nm can be formed on the substrate 11001 (
The insulating layer 11002 ensures insulation to prevent a voltage from leaking to the substrate 11001 and influencing desired electrical characteristics when a voltage is applied between the electrodes to be formed later. For example, a silicon oxide film formed by oxidizing the surface of the silicon substrate by thermal oxidation may be used as the insulating layer 11002. The insulating layer 11002 may be made of any other insulating material except silicon oxide if the insulating properties can be ensured. The thickness of the insulating layer 11002 need not always be 100 nm and may be smaller or larger. In the above-described formation of the insulating layer 11002 by ECR sputtering, the substrate 11001 is not heated. However, the film may be formed while heating the substrate 11001.
After the insulating layer 11002 is formed in the above-described manner, a ruthenium film is formed on the insulating layer 11002 by similar ECR sputtering using pure ruthenium (Ru) as a target, thereby forming the ground electrode 11003, as shown in
The magnetic field of the electron cyclotron resonance condition is given to the plasma production chamber. Then, a microwave of 2.45 GHz (about 500 W) is supplied into the plasma production chamber to produce ECR plasma of Ar and Xe in it. The produced ECR plasma is output from the plasma production chamber to the process chamber side by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power of 13.56 MHz (e.g., 500 W) is supplied to the ruthenium target placed at the outlet of the plasma production chamber. The sputtering phenomenon occurs to sputter Ru particles from the ruthenium target. The Ru particles sputtered from the ruthenium target reach the surface of the insulating layer 11002 on the substrate 11001 and are deposited.
With the above process, the ground electrode 11003 having a thickness of, e.g., about 10 nm can be formed on the insulating layer 11002 (
As described above, in forming the Ru film by ECR sputtering, the substrate 11001 is heated to 400° C. However, the substrate need not always be heated. However, if the substrate is not heated, the adhesion of ruthenium to silicon dioxide becomes low, and the film may peel off. To prevent peeling, the film is formed preferably while heating the substrate.
After the ground electrode 11003 is formed in the above-described manner, the switching layer 11004 is formed on the ground electrode 11003 to a thickness to just cover its surface, as shown in
Formation of the switching layer 11004 will be described in detail. The substrate 11001 is heated to 300° C. to 700° C. Ar gas as a rare gas is supplied into the plasma production chamber at a flow rate of, e.g., 20 sccm to set the pressure on the order of, e.g., 10−3 to 10−2 Pa. In this state, the magnetic field of the electron cyclotron resonance condition is given to the plasma production chamber. Then, a microwave of 2.45 GHz (about 500 W) is supplied into the plasma production chamber to produce ECR plasma in it.
The produced ECR plasma is output from the plasma production chamber to the process chamber side by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power of 13.56 MHz (e.g., 500 W) is supplied to the sintered body target placed at the outlet of the plasma production chamber. When Ar particles collide against the sintered body target, the sputtering phenomenon occurs to sputter Bi particles and Ti particles.
The Bi particles and Ti particles sputtered from the sintered body target reach the surface of the heated ground electrode 11003 together with the ECR plasma output from the plasma production chamber and the oxygen gas activated by the output ECR plasma and are oxidized by the activated oxygen. The oxygen (O2) gas serving as a reactive gas is supplied at a flow rate of, e.g., 1 sccm separately from the Ar gas, as will be described later. Although the sintered body target contains oxygen, any shortage of oxygen in the deposited film can be prevented by supplying oxygen. With the above-described film formation by ECR sputtering, the switching layer 11004 having a thickness of, e.g., about 40 nm can be formed (
The film quality may be improved by irradiating the formed switching layer 11004 with ECR plasma of an inert gas and a reactive gas. As the reactive gas, not oxygen gas but nitrogen gas, fluorine gas, or hydrogen gas can be used. The film quality improvement can also be applied to formation of the insulating layer 11002. The switching layer 11004 may be formed at a low substrate temperature of 300° C. or less and then annealed (heat-treated) in an appropriate gas atmosphere such as oxygen atmosphere to greatly improve the properties of the film.
After the switching layer 11004 is formed in the above-described manner, a Ti film having a thickness of about 20 nm is formed by ECR sputtering. Next, a ruthenium film having a thickness of about 10 nm is formed again by the same ECR sputtering as described above using pure ruthenium (Ru) as a target, thereby forming the bit electrode 11005 having a layered structure on the switching layer 11004, as shown in
After the memory layer 11006 is formed in the above-described way, the word electrode 11007 made of Au is formed on the memory layer 11006, thereby obtaining the memory element shown in
The above-described layer formation by ECR sputtering is done by using an ECR sputtering apparatus shown in
The memory element according to this embodiment is not limited to the structure example shown in
As described above, the connection electrode 11015b connected to the surface of the switching layer 11014 in the first direction is newly provided. The connection electrode 11015b is connected to the first-direction surface of the memory layer 11016. The ground electrode 11013 is connected to the first-direction surface of the switching layer 11014 while being isolated from the connection electrode 11015b. The bit electrode 11015a is connected to the surface of the switching layer 11014 in the second direction different from the first direction. The word electrode 11017 is connected to the second-direction surface of the memory layer 11016. Even in this structure, the ground electrode 11013, switching layer 11014, memory layer 11016, and word electrode 11017 are connected in series in this order, like the element shown in
An operation example of the memory element shown in
In the write operation of the memory element shown in
The memory element of the present invention may have the structure shown in
As described above, the connection electrode 11025b connected to the surface of the switching layer 11024 in the first direction is newly provided. The connection electrode 11025b is connected to the surface of the memory layer 11026 in the second direction different from the first direction. The ground electrode 11023 is connected to the first-direction surface of the switching layer 11024. The bit electrode 11025a is connected to the second-direction surface of the switching layer 11024. The word electrode 11027 is connected to the first-direction surface of the memory layer 11026. Even in this structure, the ground electrode 11023, switching layer 11024, memory layer 11026, and word electrode 11027 are connected in series in this order, like the element shown in
The memory element of the present invention may have an insulating layer between the electrode and the metal oxide layer, as shown in
In applying a voltage from the insulating layer 11008 or 11009 to memory layer 11006 or switching layer 11004, the voltage applied to each layer can be controlled. When an insulating layer is formed, and the switching layer 11004 or memory layer 11006 is formed on it, the switching layer 11004 or memory layer 11006 can be formed without degrading the morphology of the surface of the underlying metal film or the surface of the metal oxide layer in the above-described formation by ECR sputtering. For example, if the underlying layer is made of a metal material which is readily oxidized, the surface of the underlying layer may be partially oxidized in formation of the switching layer 11004, resulting in degradation in morphology. However, when an insulating layer is inserted, the switching layer 11004 can be formed while keeping the good surface morphology of the underlying layer. Hence, the switching layer 11004 with higher quality can be obtained.
As shown in
As the metal oxide layer of the switching layer 11004 or memory layer 11006 becomes thick, the current flows more hardly, and the resistance increases. When memory element is implemented by using a change in resistance value, the resistance value of in each of the low resistance mode and high resistance mode is important. For example, when the metal oxide layer becomes thick, the resistance value in the low resistance mode increases. Since it is difficult to ensure a high S/N ratio, the ON or OFF state is hard to determine. On the other hand, when the metal oxide layer becomes thin, and the leakage current is dominant, the ON or OFF state can hardly be held, and the resistance value in the high resistance mode decreases. It is therefore difficult to ensure a high S/N ratio.
Hence, the metal oxide layer preferably has an optimum thickness. For example, when the problem of leakage current is taken into consideration, the metal oxide layer need only have a thickness of at least 10 nm. When the resistance value in the low resistance mode is taken into consideration, the metal oxide layer is preferably thinner than 300 nm. In experiments conducted by the present inventors, the operation of the memory element was confirmed when the thickness of the metal oxide layer was 30 to 200 nm.
According to the memory element shown in
According to the element shown in
For example, when the insulating layer 11008 is provided between the bit electrode 11005 and the memory layer 11006, as shown in
In many cases, a plurality of elements using a thin film made of a metal oxide as described above are monolithically integrated on a single substrate. When a plurality of elements are integrated in this way, adjacent elements are isolated, as shown in, e.g.,
As shown in
As described above, in the conventional element isolation, a thin film serving as a ferroelectric layer is formed, a plurality of element portions are formed by processing the thin film, and insulating layers for element isolation are formed between the elements. Conventionally, to obtain an element isolation structure, a number of thin film formation steps and thin film processing steps are required, resulting in an increase in number of steps. Especially, in the processing step, photolithography and etching are used in general. For this reason, one pattern must be formed using a number of steps.
Unlike the above-described situation, when elements are isolated in a manner to be described below, the element isolation structure can be formed without requiring many steps.
Element isolation will be described below with reference to the accompanying drawings.
The ferroelectric layer 104 and isolation layer 135 are made of, e.g., Bi, Ti, and O and contain a plurality of microcrystalline grains of Bi4Ti3O12 crystal having a stoichiometric composition and a grain size of about 3 to 15 nm. The ferroelectric layer 104 also contains column crystal with the stoichiometric composition of Bi4Ti3O12 in addition to the microcrystalline grains. The isolation layer 135 having the above-described structure has a higher electrical resistance than the ferroelectric layer 104 so that the dielectric isolation for a breakdown voltage is large. On the other hand, the ferroelectric layer 104 has two stable states, i.e., low resistance state and high resistance state, as will be described later. An element using the ferroelectric layer 104 is a functional element to hold two states.
An example of a method of manufacturing the element isolation structure shown in
For example, Ar gas is supplied at a flow rate of 20 sccm into a plasma production chamber whose internal pressure is set on the order of 10−5 Pa. The internal pressure is set to about 10−3 to 10−2 Pa. A magnetic field of 0.0875 T and a microwave of 2.45 GHz (about 500 W) are supplied to set the electron cyclotron resonance condition, thereby producing Ar plasma in the plasma production chamber. Note that sccm is the unit of flow rate and indicates that a fluid at 0° C. and 1 atmospheric pressure flows 1 cm3 in 1 min. T (tesla) is the unit of magnetic flux density, and 1 T=10,000 gauss.
The plasma produced by the above-described method is output from the plasma production chamber to the process chamber side by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power of 13.56 MHz (e.g., 500 W) is supplied from a high-frequency power supply to the silicon target placed at the outlet of the plasma production chamber. When Ar ions collide against the silicon target, a sputtering phenomenon occurs to sputter Si particles. The Si particles sputtered from the silicon target reach the surface of the silicon substrate 101 together with the plasma output from the plasma production chamber and the oxygen gas which is supplied and activated by the plasma and are oxidized to silicon dioxide by the activated oxygen. With the above process, the insulating layer 102 made of silicon dioxide and having a thickness of, e.g., about 100 nm can be formed on the substrate 101.
The insulating layer 102 ensures insulation to prevent a voltage from leaking to the substrate 101 and influencing desired electrical characteristics when a voltage is applied between the electrodes to be formed later. For example, a silicon oxide film formed by oxidizing the surface of the silicon substrate by thermal oxidation may be used as the insulating layer 102. The insulating layer 102 may be made of any other insulating material except silicon oxide if the insulating properties can be ensured. The thickness of the insulating layer 102 need not always be 100 nm and may be smaller or larger. In the above-described formation of the insulating layer 102 by ECR sputtering, the substrate 101 is not heated. However, the film may be formed while heating the substrate 101.
After the insulating layer 102 is formed in the above-described manner, a ruthenium film is formed on the insulating layer 102 by similar ECR sputtering using pure ruthenium (Ru) as a target. Formation of the Ru film will be described in detail. In an ECR sputtering apparatus using a Ru target, for example, the silicon substrate with the insulating layer formed on it is heated to 400° C. Ar gas as a rare gas is supplied into the plasma production chamber at a flow rate of, e.g., 7 sccm. In addition, Xe gas is supplied at a flow rate of, e.g., 5 sccm to set the internal pressure of the plasma production chamber to on the order of, e.g., 10−2 to 10−3 Pa.
The magnetic field of the electron cyclotron resonance condition is given to the plasma production chamber. Then, a microwave of 2.45 GHz (about 500 W) is supplied into the plasma production chamber to produce ECR plasma of Ar and Xe in it. The produced ECR plasma is output from the plasma production chamber to the process chamber side by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power of 13.56 MHz (e.g., 500 W) is supplied to the ruthenium target placed at the outlet of the plasma production chamber. The sputtering phenomenon occurs to sputter Ru particles from the ruthenium target. The Ru particles sputtered from the ruthenium target reach the surface of the insulating layer 102 on the substrate 101 and are deposited.
With the above process, a metal film made of Ru and having a thickness of, e.g., about 10 nm can be formed on the insulating layer 102. When the metal film is patterned by known lithography and etching, the plurality of lower electrodes 103 arranged while spaced apart from each other are formed, as shown in
The dry etching using oxygen plasma, ozone, or oxygen radicals is an isotropic etching process so that so-called undercuts may be produced in the sectional shape after etching. To avoid this, the ruthenium film may be irradiated with plasma of a gas prepared by adding argon to oxygen. When anisotropy is imparted to etching in this way, a pattern without undercut can be formed.
The lower electrode 103 enables voltage application to the ferroelectric layer 104 when a voltage is applied between the lower electrode 103 and the upper electrode 136 to be formed later. The lower electrode 103 may be made of any other material except ruthenium if the conductivity can be ensured. The lower electrode 103 may be made of, e.g., platinum. A platinum film formed on silicon dioxide readily peels off, as is known. To prevent this, a layered structure is formed by inserting a titanium layer, titanium nitride layer, or ruthenium layer under the platinum layer. Platinum cannot be etched by oxygen plasma, unlike ruthenium. Patterning for electrode formation can be done by using a known lift-off method. The thickness of the lower electrode 103 need not always be 10 nm and may be smaller or larger.
As described above, in forming the Ru film by ECR sputtering, the substrate 101 is heated to 400° C. However, the substrate need not always be heated. However, if the substrate is not heated, the adhesion of ruthenium to silicon dioxide becomes low, and the film may peel off. To prevent peeling, the film is formed preferably while heating the substrate.
After the lower electrode 103 is formed in the above-described manner, the ferroelectric layer 104 is formed on the lower electrode 103, and the isolation layer 135 is formed on the insulating layer 102, as shown in
The produced ECR plasma is output from the plasma production chamber to the process chamber side by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power of 13.56 MHz (e.g., 500 W) is supplied to the sintered body target placed at the outlet of the plasma production chamber. When Ar particles collide against the sintered body target, the sputtering phenomenon occurs to sputter Bi particles and Ti particles. The Bi particles and Ti particles sputtered from the sintered body target reach the surfaces of the heated insulating layer 102 and lower electrode 103 together with the ECR plasma output from the plasma production chamber and the oxygen gas activated by the output ECR plasma and are oxidized by the activated oxygen.
The oxygen (O2) gas serving as a reactive gas is supplied at a flow rate of, e.g., 1 sccm separately from the Ar gas, as will be described later. Although the sintered body target contains oxygen, any shortage of oxygen in the deposited film can be prevented by supplying oxygen. With the above-described film formation by ECR sputtering, the ferroelectric layer 104 and isolation layer 135 each having a thickness of, e.g., about 40 can be formed (
As shown in
The above-described layer formation by ECR sputtering is done by using an ECR sputtering apparatus shown in
In the film formation condition range wherein microcrystalline grains are observed, as shown in FIGS. 7B and 7B′, the base layer is amorphous, or column crystal is observed in it. In either case, the state of the microcrystalline grains does not change. The size of the observed microcrystalline grains is about 3 to 15 nm. In the film formation range wherein the microcrystalline grains are observed, different dependences are exhibited depending on the underlayer condition and temperature condition of the layer to be formed, as shown in
As shown in
Hence, when the film formation condition is set to 450° C. to 500° C. in a temperature range T shown in
The film in which “microcrystalline grains are dispersed” and the film in which “dispersed microcrystalline grains and column crystal are mixed” will be described next. A sample element A is prepared by forming a film in which “microcrystalline grains are dispersed” (thickness: about 50 nm) on a lower electrode made of ruthenium at a temperature lower than 450° C. and forming an upper electrode made of gold on the film. A sample element B is prepared by forming a film in which “dispersed microcrystalline grains and column crystal are mixed” (thickness: about 50 nm) on a lower electrode made of ruthenium at a temperature of 450° C. to 500° C. and forming an upper electrode made of gold on the film.
After the EO process of applying a high voltage in the film formation initial state is executed to flow a current as shown in
When the film in which “microcrystalline grains are dispersed” and film in which “dispersed microcrystalline grains and column crystal are mixed” undergo the EO process, they exhibit the resistance change characteristic shown in
When the film in which “dispersed microcrystalline grains and column crystal are mixed” is used as the ferroelectric layer 104, and the film in which “microcrystalline grains are dispersed” is used as the isolation layer 135, an element isolation structure can be obtained in which a plurality of elements using the ferroelectric layer 104 with the resistance change characteristic are isolated by the isolation layers 135 having a high resistance. As described above, by changing the underlayer condition, the ferroelectric layer 104 and isolation layer 135 can be formed simultaneously under the same sputtering film formation condition in the same temperature range T.
The above-described resistance change characteristics will be described next. The characteristics were investigated by applying a voltage between the lower electrode 103 and the upper electrode 136. When a voltage from a power supply was applied between the lower electrode 103 and the upper electrode 136 after the above-described EO process, and a current flowing when the voltage was applied was measured by an ammeter, a result shown in
When the voltage exceeds 0.5 V, the positive current value starts abruptly increasing. After the voltage is increased up to about 1 V, the positive voltage is decreased. Even when the voltage decreases from 1 V to about 0.7 V, the positive current value further increases. When the voltage is lower than about 0.7 V, the current value also starts decreasing. At this time, the positive current readily flows as compared to the previous state. The current value is about 4 μA at 0.1 V (10 times the previous current value). When the applied voltage is returned to 0, the current value also becomes 0.
Next, a negative voltage is applied to the upper electrode 136. In this state, when the negative voltage is low, a relatively large negative current flows according to the previous hysteresis. When the applied negative voltage is changed up to about −0.5 V, the negative current suddenly starts decreasing. Even when the applied negative voltage is changed up to about −1 V, the negative current value continuously decreases. Finally, the applied negative voltage is decreased from −1 V to 0 V, the negative current value further decreases together and returns to 0. In this case, the negative current hardly flows and about −0.5 μA at −0.1 V.
The above-described hysteresis of the current flowing in the ferroelectric layer 104 can be regarded as being generated because the resistance value of the ferroelectric layer 104 changes depending on the voltage applied to the upper electrode 136, as described above. When a positive voltage VW1 with a predetermined magnitude or more is applied, the ferroelectric layer 104 changes to a “low resistance state” (data “1”) wherein the current easily flows. When a negative voltage VW0 with a predetermined magnitude is applied, the ferroelectric layer 104 changes to a “high resistance state” (data “0”) wherein the current hardly flows.
The ferroelectric layer 104 in the element isolation structure also has the two stable states, i.e., low resistance state and high resistance state. Each state remains unless the above-described positive or negative voltage with a predetermined magnitude or more is applied. The value of VW1 is about +1 V. The value of VW0 is about −1 V. The resistance ratio of the high resistance state to the low resistance state is about 10 to 100. When the above-described phenomenon that the resistance of the ferroelectric layer 104 is switched by the voltage is used, a nonvolatile functional element capable of a nondestructive read operation can be implemented even in the element isolation structure, like the above-described functional elements.
Another element isolation structure according to an embodiment of the present invention will be described next.
The ferroelectric layer 104 and isolation layer 135 are made of, e.g., Bi, Ti, and O and contain a plurality of microcrystalline grains of Bi4Ti3O12 crystal having a stoichiometric composition and a grain size of about 3 to 15 nm. The ferroelectric layer 104 also contains column crystal with the stoichiometric composition of Bi4Ti3O12 in addition to the microcrystalline grains. The isolation layer 135 having the above-described structure has a higher electrical resistance than the ferroelectric layer 104 so that the dielectric isolation for a breakdown voltage is large. On the other hand, the ferroelectric layer 104 has two stable states, i.e., low resistance state and high resistance state, as will be described later. An element using the ferroelectric layer 104 is a functional element to hold two states. This is the same as in the structure shown in
The element isolation structure shown in
An example of a method of manufacturing the element isolation structure shown in
After the lower electrode 103 is formed in the above-described manner, the ferroelectric layer 104 is formed on the lower electrode 103, and the isolation layer 135 is formed on the common electrode layer 143, as shown in
The produced ECR plasma is output from the plasma production chamber to the process chamber side by the divergent magnetic field of the magnetic coil. In addition, a high-frequency power of 13.56 MHz (e.g., 500 W) is supplied to the sintered body target placed at the outlet of the plasma production chamber. When Ar particles collide against the sintered body target, the sputtering phenomenon occurs to sputter Bi particles and Ti particles. The Bi particles and Ti particles sputtered from the sintered body target reach the surfaces of the heated common electrode layer 143 and lower electrode 103 together with the ECR plasma output from the plasma production chamber and the oxygen gas activated by the output ECR plasma and are oxidized by the activated oxygen.
The oxygen (O2) gas serving as a reactive gas is supplied at a flow rate of, e.g., 1 scam separately from the Ar gas, as will be described later. Although the sintered body target contains oxygen, any shortage of oxygen in the deposited film can be prevented by supplying oxygen. With the above-described film formation by ECR sputtering, the ferroelectric layer 104 and isolation layer 135 each having a thickness of, e.g., about 40 nm can be formed (
As shown in
The substrate 101 can be made of any one of a semiconductor, insulator, and conductive material such as a metal. When the substrate 101 is made of an insulating material, the insulating layer 102 can be omitted. The lower electrode 103 and upper electrode 136 need only be made of a transition metal including noble metals such as gold (Au) and silver (Ag). The above-described electrodes may be made of a compound such as a nitride, oxide, or fluoride of a transition metal, such as titanium nitride (TiN), hafnium nitride (HfN), strontium ruthenate (SrRuO2), zinc oxide (ZnO), indium tin oxide (ITO), or lanthanum fluoride (LaF3) in a crystalline state, or a composite film formed by stacking them. The common electrode layer 143 may be made of a compound such as a nitride, oxide, or fluoride of a transition metal, such as hafnium nitride (HfN), strontium ruthenate (SrRuO2), or lanthanum fluoride (LaF3) in an amorphous state, or a composite film formed by stacking them.
The present patent application is a Divisional application claiming the benefit of application Ser. No. 10/566,522, filed Jan. 27, 2006 now U.S. Pat. No. 7,696,502.
| Number | Name | Date | Kind |
|---|---|---|---|
| 3795977 | Berkenblit et al. | Mar 1974 | A |
| 3796926 | Cole et al. | Mar 1974 | A |
| 5811181 | Kijima et al. | Sep 1998 | A |
| 7099141 | Kaufman et al. | Aug 2006 | B1 |
| 20050111256 | Bednorz et al. | May 2005 | A1 |
| Number | Date | Country |
|---|---|---|
| 101 04 611 | Aug 2002 | DE |
| 1 335 417 | Aug 2003 | EP |
| 1 628 352 | Feb 2006 | EP |
| 49-034390 | Sep 1974 | JP |
| 50-004986 | Jan 1975 | JP |
| 07-263646 | Oct 1995 | JP |
| 07-326683 | Dec 1995 | JP |
| 08-031960 | Feb 1996 | JP |
| 08-161933 | Jun 1996 | JP |
| 08-306806 | Nov 1996 | JP |
| 08306806 | Nov 1996 | JP |
| 09-092792 | Apr 1997 | JP |
| 2779997 | May 1998 | JP |
| 10-152397 | Jun 1998 | JP |
| 10-152398 | Jun 1998 | JP |
| 2814416 | Aug 1998 | JP |
| 10-341002 | Dec 1998 | JP |
| 11-231349 | Aug 1999 | JP |
| 2001-237387 | Aug 2001 | JP |
| 2003-077911 | Mar 2003 | JP |
| 2005-167064 | Jun 2005 | JP |
| 2005-347468 | Dec 2005 | JP |
| 2006-019444 | Jan 2006 | JP |
| 0055794 | May 1992 | KR |
| WO 0049659 | Aug 2000 | WO |
| Number | Date | Country | |
|---|---|---|---|
| 20100190033 A1 | Jul 2010 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 10566522 | Jan 2006 | US |
| Child | 12712024 | US |
