IEEE Standard Test Access Port and Boundary-Scan Architecture, IEEE Std. 1149.1, IEEE Computer Society, May 1990. |
C. W. Yau and N. Jarwala, "The Boundary-Scan Master: Target Applications and Functional Requirements, " Proceedings, IEEE International Test Conference, 1990 pp. 311-315. |
N. Jarwala and C. W. yau, "The Boundary-Scan Master: Architecture and Implementation," Proceedings, European Test Conference 1991, pp. 1-10. |
J. C. Lien and M. A. Breuer, "Test Program Systhesis for Modules and Chips having Boundary Scan,"Journal of Electronic Testing , vol. 4, No. 2, May 1993, pp. 159-180. |
N. T. Jarwala and C. W. Yau, "A Structured Approach to Board-Level BIST Using the Boundary-Scan Master," Microprocessors and Microsystems, vol. 17, No. 5, Jun. 1993, pp. 289-297. |
N. Jarwala and C. W. Yau, "Achieving Board-Level BIST Using the Boundary-Scan Master,"Proceedings, IEEE InternationalTest Conference, 1991, pp. 649-658. |