Calibration of temperature sensitive circuits with heater elements

Information

  • Patent Grant
  • 8643174
  • Patent Number
    8,643,174
  • Date Filed
    Tuesday, July 3, 2012
    13 years ago
  • Date Issued
    Tuesday, February 4, 2014
    11 years ago
Abstract
One or more heating elements are disposed on a semiconductor substrate proximate a temperature sensitive circuit disposed on the substrate (e.g., bandgap circuit, oscillator). The heater element(s) can be controlled to heat the substrate and elevate the temperature of the circuit to one or more temperature points. One or more temperature measurements can be made at each of the one or more temperature points for calibrating one or more reference values of the circuit (e.g., bandgap voltage).
Description
TECHNICAL FIELD

This subject matter is generally related to electronics, and more particularly to calibrating temperature sensitive circuits.


BACKGROUND

High performance analog circuits need to be calibrated at one or more temperature points to obtain a desired accuracy. In production, a wafer sort can be performed at high temperature (e.g., 85° C.) and a final test after packaging can be performed at room temperature (e.g., 25° C.). A problem with high performance analog circuits is that the packaging itself can change analog circuit parameters, making it necessary to calibrate the analog circuits after packaging which can cost time and money.


SUMMARY

One or more heating elements are disposed on a semiconductor substrate proximate a temperature sensitive circuit disposed on the substrate (e.g., bandgap circuit, oscillator). The heater element(s) can be controlled to heat the substrate and elevate the temperature of the circuit to one or more temperature points. One or more temperature measurements can be made at each of the one or more temperature points for calibrating one or more reference values of the circuit (e.g., bandgap voltage).





DESCRIPTION OF DRAWINGS


FIG. 1 is a top plan view of an example circuit with one or more heater elements.



FIG. 2 is a schematic diagram of an example heating element.



FIG. 3 is a flow diagram of a process for calibrating a temperature sensitive circuit using one or more heating elements.



FIG. 4 is a flow diagram of a process for calibrating a bandgap circuit using one or more heating elements.





DETAILED DESCRIPTION
System Overview


FIG. 1 is a top plan view of an example circuit with one or more heater elements. In some implementations, a semiconductor substrate 100 includes a temperature sensitive circuit 102 and a number of heating elements 104 disposed on the substrate 100 proximate to the circuit 102. The circuit 102 can be any circuit that is required to be temperature stable, including but not limited to a bandgap circuit, oscillator or other kind of reference circuit. The heating elements 104 can be any devices capable of being disposed on the substrate 100 (e.g., p-type substrate) and that can be controlled to heat the substrate. In some implementations, the heating elements 104 can be transistors or resistors disposed on the substrate which can dissipate power in a controlled manner, as described in reference to FIG. 2. The heating elements 104 can be disposed on the substrate 100 so that they at least partially surround the circuit 102 as shown in FIG. 1. In some implementations, the heating elements 104 are coupled together to one or more control voltage sources. Any number of heater elements 104 can be disposed on the substrate 100 in any desired pattern to allow the temperature of circuit 102 to be elevated in a controlled manner. More than one circuit can be disposed on the substrate 100 and heated by the heating elements 104.


Example Heating Element


FIG. 2 is a schematic diagram of an example heating element. In the case where a transistor is used as the heating element, the power dissipated by the transistor can be controlled by setting a gate voltage of the transistor. In the example shown, an n-channel, CMOS transistor 200 has a drain terminal connected to a voltage source VDD, a gate terminal coupled to a control voltage and a source terminal coupled to a voltage reference (e.g., connected to ground). The power dissipated by the transistor 200 in response to the control voltage, VCTRL, applied to the gate can be given by the simplified equations [1] and [2] for a CMOS transistor operating in saturation or active mode (assuming the channel modulation factor λ is 0)

ID=Ko(VCTRL−VT)2, and  [1]
P=VDDID,  [2]

where VCTRL is a control voltage (gate-to-source voltage), ID, is the drain current, VDD is a source voltage,








K
o

=




μ
ox



C
ox


2



W
L



,





where μox is the charge-carrier effective mobility, Cox is the gate oxide capacitance per unit area, W is the gate width, L is the gate length, and VT is the threshold voltage of the transistor. By adjusting VCTRL, the drain current ID can be controlled and, by equation [2], the power dissipated by the transistor can be controlled. In some implementations, a single control voltage, VCTRL, can be applied to the gates of a number of transistors disposed on the substrate 100 and patterned to completely surround, or at least partially surround, the circuit 102. In some implementations, a selected number of the total number of transistors can be controlled by one or more voltage sources. In some implementations, the heating elements 104 can be embedded in the substrate 100.


The transistor 200 is an example circuit that will give a controlled power dissipation. Other circuits are possible. For example, if the thermal conductivity of the package is 50° C./W, then only a few 100 milliwatts are used to elevate the temperature by several 10's of degrees which should be adequate for most purposes.


Example Calibration Process


FIG. 3 is a flow diagram of a process 300 for calibrating a temperature sensitive circuit using heating elements. In some implementations, the process 300 can begin by selecting calibration factors for a calibration curve that provides a desired reference value at a first temperature point (302). The circuit is heated to a second temperature point using one or more heating elements (304). The reference value is observed at the second temperature (306). The calibration factors are adjusted based on the observed reference value at the second temperature point (308).


Example Calibration Process for Bandgap Circuit


FIG. 4 is a flow diagram of a process for calibrating a bandgap circuit. A bandgap circuit is a common circuit used in electronic designs that provides a constant voltage across temperature. The bandgap voltage, VBGAP, can be given by

VBGAP=k1T+k2(To−T)+VBEO,  [3]

where VBEO, k1 and k2 are process dependent parameters, TO is 25° C. and T is the temperature. In some implementations, k2 is typically about 2 mV/° C. and VBEO is about 0.65 volts (dependent on k2).


For bandgap circuits, k1 and k2 can be adjusted, and for a given k1 a corresponding k2 can be characterized. A calibration process 400 can begin by selecting values for k1 and k2 which gives a desired bandgap voltage (402). The bandgap circuit is heated using one or more heating elements (404). The bandgap voltage is observed (406). If the process 400 determines (408) that the observed bandgap voltage has increased, then a lower value for k1 is selected and a higher value for k2 is selected. If the process 400 determines (408) that the bandgap voltage has decreased, then a higher value for k1 is selected and a lower value for k2 is selected. A similar calibration process can be used for other temperature sensitive circuit elements (e.g., an oscillator).


While this document contains many specific implementation details, these should not be construed as limitations on the scope what may be claimed, but rather as descriptions of features that may be specific to particular embodiments. Certain features that are described in this specification in the context of separate embodiments can also be implemented in combination in a single embodiment. Conversely, various features that are described in the context of a single embodiment can also be implemented in multiple embodiments separately or in any suitable sub combination. Moreover, although features may be described above as acting in certain combinations and even initially claimed as such, one or more features from a claimed combination can in some cases be excised from the combination, and the claimed combination may be directed to a sub combination or variation of a sub combination.

Claims
  • 1. An integrated circuit package, comprising: a substrate;a circuit disposed on the substrate; anda number of heating elements disposed on the substrate proximate the circuit, the heating elements operable for heating the substrate and the circuit in response to a control signal.
  • 2. The circuit package of claim 1, where the circuit is a bandgap circuit or an oscillator.
  • 3. The circuit package of claim 1, where at least one heating element is a transistor.
  • 4. The circuit package of claim 3, where a gate of the transistor is coupled to the control signal for controlling power dissipated by the transistor.
  • 5. The circuit of claim 4, wherein the control signal comprises a voltage, and the voltage is configured to be applied to a gate on the transistor.
  • 6. The circuit package of claim 1, where the heating elements at least partially surround the circuit.
  • 7. The circuit package of claim 1, wherein at least one heating element is a resistor.
  • 8. The circuit package of claim 1, wherein at least one heating element is embedded within the substrate.
  • 9. The circuit package of claim 1, further comprising an additional heating element, wherein the additional heating element operates for heating the substrate in response to an additional control signal.
  • 10. A system comprising: a substrate;a circuit disposed on the substrate;a number of heating elements disposed on the substrate proximate the circuit;a control signal line coupled to the heating elements;a controller coupled to the control signal line;an observation device coupled to the circuit and configured to observe a reference value from the circuit; anda calibrator coupled to the circuit configured to adjust a calibration factor;
  • 11. The system of claim 10, where the circuit is a bandgap circuit or an oscillator.
  • 12. The system of claim 10, where at least one heating element is a transistor.
  • 13. The system of claim 12, where a gate of the transistor is coupled to the control signal line for controlling power dissipated by the transistor.
  • 14. The system of claim 13, wherein the signal comprises a voltage, and the signal is configured to be applied to a gate on the transistor.
  • 15. The system of claim 10, where the heating elements at least partially surround the circuit.
  • 16. The system of claim 10, wherein at least one heating element is a resistor.
  • 17. The system of claim 10, wherein at least one heating element is embedded within the substrate.
  • 18. The system of claim 10, further comprising an additional heating element, wherein the additional heating element operates for heating the substrate in response to an additional control signal.
  • 19. The system of claim 10, wherein the calibrator is further configured to set a second calibration factor at the first temperature point and also configured to set the second calibration factor at the second temperature point.
CROSS REFERENCE TO PRIOR APPLICATION

This application is a divisional (and claims the benefit of priority under 35 U.S.C. §121) of U.S. application Ser. No. 12/625,471, filed Nov. 24, 2009. The disclosure of the prior application is considered part of (and is incorporated by reference in) the disclosure of this application.

US Referenced Citations (19)
Number Name Date Kind
4488824 Salem Dec 1984 A
5767579 Kanazawa et al. Jun 1998 A
6006169 Sandhu et al. Dec 1999 A
7084695 Porter Aug 2006 B2
7180380 Bienek et al. Feb 2007 B2
7310013 Porter Dec 2007 B2
7907390 Nakano et al. Mar 2011 B2
8437171 Gilbert May 2013 B1
20030158683 Gauthier et al. Aug 2003 A1
20060044047 Porter Mar 2006 A1
20060238267 Bienek et al. Oct 2006 A1
20060267668 Porter Nov 2006 A1
20070252270 Takano et al. Nov 2007 A1
20090024349 Boerstler et al. Jan 2009 A1
20100213373 Meinel et al. Aug 2010 A1
20100213374 Meinel et al. Aug 2010 A1
20100213467 Lee et al. Aug 2010 A1
20110001571 Sutardja Jan 2011 A1
20110299317 Shaeffer et al. Dec 2011 A1
Related Publications (1)
Number Date Country
20120268217 A1 Oct 2012 US
Divisions (1)
Number Date Country
Parent 12625471 Nov 2009 US
Child 13541077 US