B. Davari et al., "Very Shallow Junctions for Submicron CMOS Technology Using Implanted Ti for Silicidation", ULSI Science and Technology/1987, Proceedings, vol. 87-11, pp. 368-380. |
R. A. Chapman et al., "An 0.8 .mu.m CMOS Technology for High Performance Logic Applications", IEDM 87 Technical Digest, Dec. 1987, pp. 362-365. |
T. Yoshida et al., "Self-Aligned Titanium Silicided Junctions Formed by Rapid Thermal Annealing in Vacuum", J. Electrochem. Soc.: Solid-State Science and Tech., vol. 135, No. 2, pp. 481-486. |