The present invention relates generally to an apparatus, a system, and a method for semiconductor device fabrication, and more particularly to an apparatus, a system, and a method for reducing the contamination of semiconductor device wafers in immersion lithography fabrication.
There is a continuous push to develop semiconductor device fabrication techniques and technologies that can resolve smaller and smaller feature sizes. Standard optical lithography techniques cannot resolve feature sizes that are desired today. The exotic lithography techniques such as extreme ultraviolet lithography that can resolve the desired feature sizes, would require the investment of billions of dollars to develop new fabrication equipment and processes.
Fortunately, the discovery of immersion lithography fabrication techniques has enabled the semiconductor device manufacturers to resolve feature sizes that were heretofore impossible using existing optical lithography fabrication equipment and processes. Immersion lithography involves the placement of a liquid, such as water, between the imaging equipment and the semiconductor device wafer to support the increase of the numerical aperture of the imaging system, for example, to values greater than one. The increase in the numerical aperture of the imaging system to values above one has enabled the resolution of smaller feature sizes.
With reference now to
The wafer stage 125 comprises an exposure chuck 130 that can be used to attach the wafer 115 to the wafer stage 125 as well as a trench 135 around the periphery of the exposure chuck 130. The trench 135 can permit removal of excess immersion fluid 105 which may escape from containment under the projection lens of the imaging system 110 or removal of immersion fluid 105 which may drain off of the wafer 115 and/or the wafer stage 125. Drain hole(s) 140 in the trench 135 can permit the removal of accumulated immersion fluid 105. The projection lens of an imaging system 110 may comprise a bottom lens element 145 and a bottom plate 150 to help protect the bottom lens element 145 from contamination by the immersion fluid 105. The diagram shown in
One disadvantage of the prior art is that the movement of the wafer stage 125, under the projection lens of an imaging system 110, can result in the movement of contaminants from the wafer stage 125 and/or trench 135 onto the wafer 115 and hence, the resist layer 120. The contaminants from the wafer stage 125 and/or trench 135 can be carried onto the wafer 115 by the immersion fluid 105. The contaminants, such as impurities in the immersion fluid 105, various residue on the wafer stage 125, and so on, can result in a damaged semiconductor device and therefore, reduce the overall yield of the immersion lithography fabrication system.
These and other problems are generally solved or circumvented, and technical advantages are generally achieved, by preferred embodiments of the present invention which provides an apparatus, a system, and a method for reducing the contamination of semiconductor device wafers in immersion lithography fabrication.
In accordance with a preferred embodiment of the present invention, an apparatus is provided. The apparatus is used in a circular trench of a wafer stage to permit excess immersion fluid used in immersion lithography to pass from an imaging system into the circular trench. The apparatus includes a support ring to provide structural integrity to the apparatus and a planar ring formed on one side of the support ring. The planar ring has a plurality of openings formed through the planar ring that permit the immersion fluid to pass through the apparatus.
The foregoing has outlined rather broadly the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the conception and specific embodiments disclosed may be readily utilized as a basis for modifying or designing other structures or processes for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims.
For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
a and 1b are diagrams of a cross-sectional view of a portion of an immersion lithography semiconductor device fabrication system and a top view of a wafer stage;
a and 2b are diagrams showing the movement of contaminants onto a surface of a wafer from the movement of the wafer;
a and 3b are diagrams of a top view of a debris ring and a side view of a portion of the debris ring, according to a preferred embodiment of the present invention;
a and 4b are diagrams of the debris ring in operation, according to a preferred embodiment of the present invention;
a through 5c are diagrams of exemplary debris rings, according to a preferred embodiment of the present invention;
a and 6b are diagrams of a top view of a debris ring and a cross-sectional view of the debris ring, according to a preferred embodiment of the present invention;
a and 7b are diagrams of the debris ring in operation, according to a preferred embodiment of the present invention;
a through 8c are diagrams of exemplary debris rings, according to a preferred embodiment of the present invention; and
The making and using of the presently preferred embodiments are discussed in detail below. It should be appreciated, however, that the present invention provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not limit the scope of the invention.
The present invention will be described with respect to preferred embodiments in a specific context, namely an immersion lithography fabrication system wherein the motion of a wafer stage under an imaging system can help to draw immersion fluid containing contaminants from a trench onto a surface of a wafer. The invention may also be applied, however, to other fabrication systems wherein the motion of a wafer stage can induce a vacuum that can draw contaminants onto the surface of a wafer.
With reference now to
As the wafer stage 125 moves in the right-to-left direction, the trench 135 comes under the projection lens of an imaging system 110 of the semiconductor device fabrication system 100 and the immersion fluid 105. Some of the immersion fluid 105 enters the trench 135, with the drain hole 140 evacuating at least a portion of the immersion fluid 105. Along with the immersion fluid 105, which can itself contain some contaminants such as particles of impurities, dissolved minerals, and so forth, contaminants from the wafer stage 125 can also be carried by the immersion fluid 105 into the trench 135.
The diagram shown in
With reference now to
The debris ring 300 comprises a plurality of segments, such as segment 305, separated by slots, such as slot 310. An outer edge of the segments 305 fits against a wall of the trench 135 on a first side and an inner edge of the segments 305 fits against a wall of the expansion chuck 130 on a second side, forming a tight seal. The slots 310 permit the immersion fluid 105 to drain into the trench 135 when a portion of the trench 135 is underneath the imaging system 110. The debris ring 300 also comprises a support ring 315 that provides support for the segments 305, keeps the segments 305 together as a single unit, and helps to keep the segments 305 in place as the debris ring 300 is being inserted into the trench 135, removed from the trench 135, and while in use. The support ring 315 helps to maintain the structural integrity of the debris ring 300. The support ring 315 can be in the form of a cylindrical wall that is as high as the debris ring 300 itself, or the support ring 315 can be a portion of the height of the debris ring 300 in height.
The diagram shown in
The angle of the flange 325 in relation to the segment 305 should be sufficiently acute so that the flange 325 is not overly long with respect to the length of the segment. For example, if the angle is approximately 90 degrees, the length of the flange 325 is substantially equal to a distance that the segment 305 is above the bottom of the trench 135, while if the angle is larger, for example, 135 degrees, then the length of the flange 325 is approximately 1.44* (distance that the segment 305 is above the bottom of the trench 135), where 1.44 is the absolute value of the inverse of the cosine of 135 degrees. The angle of flange 325 should be large enough to place a bottom edge of the flange 325 underneath an edge of a segment adjacent to the segment 305 but not so large that it blocks the drain hole 140.
The slots 310 can play an important role in the ability of the debris ring 300 to remove immersion fluid 105 that enters the trench 135. If the width of the slots 310 is relatively large with respect to the size of the segments 305, then the immersion fluid 105 that enters the trench 135 can easily pass through the debris ring 300. However, if the width of the slots 310 is too large, it will be easier for the immersion fluid 105 that has passed through the debris ring 300 to be drawn back onto the wafer stage 125 and/or the wafer 115. If the width of the slots 310 is too small, then it may not be possible to remove the immersion fluid 105 entering the trench 135 at a sufficient rate. In addition to the width of the slots 310, the number of slots 310 in the debris ring 300 can also have an effect on the effectiveness of the debris ring 300. The number and the size of the slots 310 for a given debris ring 300 can differ based upon factors such as the flow of the immersion fluid 105, the size of the trench 135, the size and number of drain holes 140, and so forth.
With reference now to
The diagram shown in
Although shown in
With reference now to
With reference now to
The debris ring 600 comprises a plurality of segments, such as segment 605, separated by slots, such as slot 610. An outer edge of the segments 605 fits against a wall of the trench 135 on a first side and a part of a top surface of the segments 605 fits against an edge of the wafer 115 on a second side and forms a tight seal. The slots 610 permit the immersion fluid 105 to drain into the trench 135 when a portion of the trench 135 is underneath the imaging system 110. The debris ring 600 also comprises a support ring 615 that provides support for the segments 605, keeps the segments 605 together as a single unit, and helps to keep the segments 605 in place as the debris ring 600 is being inserted into the trench 135, removed from the trench 135, and while in use. The support ring 615 can be in the form of a wall that is as high as the debris ring 600 itself, or the support ring 615 can be a portion of the height of the debris ring 600 in height.
The diagram shown in
With reference now to
The diagram shown in
With reference now to
With reference now to
Once the wafer 115 has been placed on the exposure chuck 130 of the wafer stage 125, the wafer 115 can be positioned (block 910). The positioning of the wafer 115 is needed to determine a reference position of the wafer 115 so that it is possible to align a pattern mask and minimize the various layers of the semiconductor device being created on the wafer 115. The positioning of the wafer 115 can be performed using alignment marks located on the wafer 115. The positioning of the wafer 115 can require the movement of the wafer stage 125 under the imaging system. As the wafer stage 125 moves under the imaging system, excess immersion fluid 105 can enter the trench 135 whenever a portion of the trench 135 is underneath the imaging system.
After the positioning of the wafer 115, the wafer 115 can be moved so that the imaging system is positioned above a portion of the wafer 115 that is to be patterned (block 915). A photoresist layer on a top surface of the wafer 115 under the imaging system can be patterned by a light (potentially light that is not in the visible spectrum) with a specific set of optical properties provided by the imaging system (block 920). The portions of the photoresist layer exposed to the light will either be made soluble or insoluble to a basic solution or a solvent while portions not exposed to the light will be unaffected. The patterning of the wafer 115 is repeated for remaining portions of the wafer 115. Once the patterning is complete, the wafer 115 can be removed from the wafer stage 125 (block 925) and the exposed pattern transferred to the wafer by rinsing the wafer with a basic solution or a solvent (block 930). The structures can then be formed on the wafer 115 (block 935) in alignment with the patterned photoresist. For example, conductors can be formed using vapor deposition, dopants can be infused into the wafer, and so forth. Should additional layers be formed on the wafer 115, the processed photoresist can be stripped and a new layer of photoresist can be deposited on the wafer 115 and the sequence of events 900 can be repeated until the semiconductor device is complete. Actual fabrication steps can differ depending upon the fabrication process used and the above discussion is intended to provide a general framework and not to describe an actual fabrication process.
An advantage of a preferred embodiment of the present invention is that the present invention can be used in the semiconductor device fabrication system and can improve the yield of the fabrication process by preventing residue and contaminants from being drawn back onto the operating area of the semiconductor device fabrication system and contaminating the wafer.
A further advantage of a preferred embodiment of the present invention is that the present invention can be used to improve the yield of the fabrication process without requiring any changes to the design of the semiconductor device fabrication system. Therefore, implementation of the of the present invention is fast and does not require any modification to the fabrication process, which may require the expenditure of debugging and testing time.
Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims.
Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.