This application is related to U.S. patent application Ser. No. 08/803,053, filed Feb. 19, 1997, now U.S. Pat. No. 5,961,653.
Number | Name | Date | Kind |
---|---|---|---|
4000460 | Kadakia et al. | Dec 1976 | |
4298980 | Hajdu et al. | Nov 1981 | |
4460999 | Schmidt | Jul 1984 | |
4586178 | Bosse | Apr 1986 | |
4627053 | Yamaki et al. | Dec 1986 | |
4639915 | Bosse | Jan 1987 | |
4736373 | Schmidt | Apr 1988 | |
4794599 | Purcell et al. | Dec 1988 | |
4833652 | Isobe et al. | May 1989 | |
5054024 | Whetsel | Oct 1991 | |
5363382 | Tsukakoshi | Nov 1994 | |
5577050 | Bair et al. | Nov 1996 | |
5581541 | Whetsel | Dec 1996 | |
5631868 | Termullo, Jr. et al. | May 1997 | |
5654970 | DaCosta et al. | Aug 1997 | |
5671185 | Chen et al. | Sep 1997 | |
5694359 | Park | Dec 1997 | |
5784384 | Maeno | Jul 1998 | |
5862152 | Handly et al. | Jan 1999 | |
5872908 | Whetsel | Feb 1999 | |
5907562 | Wrape et al. | May 1999 | |
5909451 | Lach et al. | Jun 1999 | |
5961653 | Kalter et al. | Oct 1999 |
Number | Date | Country |
---|---|---|
992026 | Jun 1993 | FR |
Entry |
---|
Akrout, et al., (Multi-Scan Array Built-in, Self-Test with Result/Fail Bits, IBM Technical Bulletin, vol. 36, No. 7, Jul. 1993). |
Nadeau-Dostie, et al., (A Serial Interfacing Technique for Built-in and External Testing of Embedded Memories, IEEE, Jun. 1989). |
Dewar, D.R., “Method of Identifying Non-Repairable Fail Patterns, ” IBM Technical Disclosure Bulletin, vol. 32, No. 3A (Aug. 1989) pp. 427-428. |
Akrout, C., et al., “Multi-Scan Array Built-In, Self-Test with Result/Fail Bits,” IBM Technical Disclosure Bulletin, vol. 36, No. 07 (Jul. 1993) pp. 197-198. |