1. Field of the Disclosure
The present disclosure relates to devices and methods for handling microelectronic assemblies. In particular, the present disclosure is related to devices, such as trays, and methods for handling packaged microelectronic devices or assemblies, non-packaged microelectronic devices or assemblies, or image sensor devices or assemblies.
2. Description of the Prior Art
Typically, trays can be used to reduce damage to microelectronic assemblies, such as memory device and microprocessors, and to increase the efficiencies in handling and shipping microelectronic assemblies. The Joint Electron Device Engineering Council (JEDEC) has promulgated design requirements to standardize trays used by the microelectronic assembly manufacturers and customers. For example, JEDEC Publication 95, Design Guide 4.10, “Generic Shipping & Handling Matrix Tray”, standardizes the physical and functional characteristics of the trays, including the length width, thickness, capacity, stackability, and other characteristics of the trays.
It is therefore an object of the present invention to provide an improvement in the trays for storing and transporting computer chips, or other microelectronic assemblies, increasing the efficiency of the handling and shipping thereof.
It is therefore a further object of the present invention to provide a tray within JEDEC standards with respect to outer stacking rail standards.
These and other objectives are attained by providing a tray with a series of channels, each typically formed along the width of the tray. Each channel includes elements, typically pins and clips, for securing a thermoformed tape therewithin. The tape includes thermoformed pockets for containing the computer chips, or other microelectronic assemblies. A tape on the lower side of an upwardly adjacent tray can be provided without pockets in order to capture the computer chip more effectively. In this manner, different sizes and shapes of computer chips can be accommodated by the same tray, merely by changing some or all of the thermoformed tapes included therein.
The resulting tray has many uses, including transporting new design, technology, or function devices within the semiconductor market. Further, the resulting tray meets needs developed in the prototype phase of product introduction with subsequent high volume requirements met by hard-tooled trays and production volumes of tape.
Further objects and advantages of the invention will become apparent from the following description and from the accompanying drawing, wherein:
Specific details of several embodiments of the disclosure are described below with reference to microelectronic assembly handling devices and methods for handling microelectronic assemblies. As it is used in the present disclosure, the phrase “microelectronic assemblies” can include packaged microelectronic assemblies or devices, bare dies and other non-packaged microelectronic assemblies or devices, image sensor assemblies and devices, or other semiconductor components. Packaged microelectronic assemblies can include, for example, micromechanical components, data storage elements, optics, read/write components, or other features. Non-packaged microelectronic assemblies can include, for example, microelectronic dies for flash memory (e.g., NAND flash memory), SRAM, DRAM (e.g., DDR-SDRAM), processors, imagers, and other types of devices. The term “handling” can include a manual or automated method or process by which something is moved, carried, transported, delivered, shipped, worked-on, or otherwise manipulated in connection with microelectronic assemblies. The phrase “coupled” can include a physical association or structural linking of two or more components or features. Other embodiments according to the disclosure can have configurations, components, features or procedures different than those described in this section. A person of ordinary skill in the relevant art, therefore, will accordingly understand that the disclosure may have other embodiments with additional elements, or the disclosure may have other embodiments without several of the elements shown and described below with reference to
In the embodiment shown in
Embodiments of the frame 200 are configured to be formed as a unitary construction of a homogeneous material. For example, the frame 200, including the first and second end portions 202a and 202b, the first and second side portions 204a and 204b, and the rim 220, can be injection molded of carbon fiber or another material having suitable resistivity/conductivity and static dissipative properties. In other embodiments, other suitable methods and materials can be used to form the frame 200 as a unitary construction of a homogeneous material. In still further embodiments of the present disclosure, a frame can include multiple pieces, possibly of diverse materials, that are assembled to form an integral construction.
The insert panel 300 includes a plurality of pockets 310. Individual pockets 310 are configured to releasably receive a respective microelectronic assembly (not shown in
The insert panel 300 can be thermoformed in particular embodiments of the disclosure. As it is used in the present disclosure, the term “thermoform” includes a manufacturing process wherein a thermoplastic sheet or film is heated to its forming temperature before being stretched into or onto a mold and then cooled. Examples of thermoforming in accordance with the present disclosure can include vacuum forming, pressure forming, or a combination thereof. The insert panel 300 can include any suitable thermoplastic material, including tri-laminate polystyrene. According to other embodiments of the present disclosure, the plurality of pockets 310 can be formed by stamping, machining, e.g., stereolithography, or any other suitable process.
The insert panel 300 includes a central region 320 and a peripheral region 340. The central region 320 includes the pockets 310 and the peripheral region 340 overlies the platform 210. The peripheral region 340 can include a plurality of holes 360 through which the retainers 400 extend so as to secure the insert panel 300 to the frame 200.
Continuing to refer to
In the embodiment shown in
The insert panel 300, which includes 112 pockets 310 as shown in
Individual insert strips 1300 include a central region 1302 and two side regions 1304. The central region 1302 includes a plurality of pockets 1310 that can be configured to receive respective microelectronic assemblies. The insert strips 1300 can be lengths of embossed carrier tape, for which the Electronics Industries Alliance (EIA) has promulgated standards. For example, Standard EIA-481-B, “8 mm through 200 mm Embossed Carrier Taping and 8 mm & 12 mm Punched Carrier Taping of Surface Mounted Components for Automatic Handling,” provides dimensions and tolerances necessary to tape surface mount components such that they may be automatically handled. In the embodiment shown in
The peripheral regions 1304 extend parallel to a lengthwise direction L1 of the insert strips 1300 and are disposed laterally outside of the pockets 1310 on either side of an individual insert strip 1300. A set of holes 1306 can be disposed in individual peripheral regions 1304.
The insert strips 1300, similar to the insert panel 300 described above, can be thermoformed. Accordingly, the foregoing examples of thermoforming in accordance with the present disclosure (vacuum forming, pressure forming, or a combination thereof) can be used to form the insert strips 1300. The insert strips 1300 can include any suitable thermoplastic material, including tri-laminate polystyrene. According to other embodiments of the present disclosure, the plurality of pockets 1310 can be formed by stamping, machining, e.g., stereolithography, or another suitable process.
The ledges 1210 of the frame 1200 can be spaced along a longitudinal axis A1 and extend parallel to a lateral axis A2. In the embodiment shown in
The frame 1210 can also include tabs 1230 that can project parallel to the longitudinal axis A1. The tabs 1230 (only four are indicated in
In the embodiment shown in
The frame 1200, similar to the frame 200 described above, can be formed as a unitary construction of a homogeneous material. For example, the frame 1200, including the ledges 1210, the posts 1212, the rim 1220, the ribs 1222, the tabs 1230 and the grid portion 1240 can be injection molded of carbon fiber or another material having suitable resistivity/conductivity and static dissipative properties. In other embodiments, other suitable methods and materials can be used to form the frame 1200 as a unitary construction of a homogeneous material. In still further embodiments of the present disclosure, a frame can include multiple pieces, possibly of diverse materials, that are assembled to form an integral construction.
The profiles of the first and second sides 12, 16 and the first and second ends 14, 18, are typically in accordance with the JEDEC standards with respect to outer stacking rail standards in order to provide for the stacking ability evidenced by
Upper ledge 60 is formed along the interior surfaces of first and second ends 14, 18 as well as on the lateral surfaces of internal rails 24-31 on the upper surface as shown in
While the illustrated embodiment discloses nine upper storage channels 32-40 and nine lower storage channels 41-49, other embodiments may include different numbers of storage channels. For instance, while an embodiment employing thermoformed insert strips with a width of 32 mm. may have nine upper storage channels and nine lower storage channels (as illustrated), an embodiment employing thermoformed insert strips with a width of 24 mm. may have ten upper storage channels and ten lower storage channels. Similarly, an embodiment employing thermoformed insert strips with a width of 44 mm. may have eight upper storage channels and eight lower storage channels. Each thermoformed insert strip may have a centerline position for the computer chips which does not necessarily correspond to the highest chip density possible, but rather to a common chip density achieved by the largest possible chip density achieved by the largest possible chip fitting into that tape width. The center line position for that largest possible chip in the given tape width becomes the standard center line position for the given tape width. This is done so that a single set of testing hardware may be utilized for each tape width/tray system thereby saving set up time and test head expenses.
Furthermore, it can be seen that lower pins 66 are preferably offset from the corresponding position of upper pins 64. That is, lower pins 66 are more closely adjacent to first and second sides 12, 16 than are upper pins 64. This allows for the stacking of trays 10 as shown in
Further, to maintain the upper and lower thermoformed insert strips 100, 102 in position, upper and lower clips 68, 70 are formed in spaced relation with respect to respective upper and lower ledges 60, 62 on the interior surfaces of ends 14, 18 as well as along the extent of both lateral surfaces of internal rails 24-31. As can be seen in
In order to use tray 10, upper and lower thermoformed insert strips 100, 102 are placed into any or all of the upper and lower storage channels 32-40 and 41-49 (typically chosen so that the upper and thermoformed insert strips 100, 102 of adjacent stacked trays will abut each other) in a plurality of trays 10 so that the upper and lower pins 64, 66 engage the appropriate lateral sprocket apertures 104, 108 of upper and lower thermoformed insert strips 100, 102 and upper and lower clips 68, 70 engage the upper and lower thermoformed insert strips 100, 102 against the respective upper and lower ledges 60, 62. Computer chips 250 are placed into pockets 106 and the trays 10 are stacked successively one on top of the other. All of these operations can be done manually or with automation, or a combination of the two.
Thus the several aforementioned objects and advantages are most effectively attained. Although preferred embodiments of the invention have been disclosed and described in detail herein, it should be understood that this invention is in no sense limited thereby and its scope is to be determined by that of the appended claims.
This application is a continuation-in-part of U.S. application Ser. No. 12/252,292 filed on Oct. 15, 2008. This application further claims priority under 35 U.S.C. §119(e) of U.S. provisional application Ser. No. 61/194,450 filed Sep. 25, 2008.
Filing Document | Filing Date | Country | Kind | 371c Date |
---|---|---|---|---|
PCT/US2009/058197 | 9/24/2009 | WO | 00 | 6/21/2011 |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO2010/036790 | 4/1/2010 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
4340774 | Nilsson et al. | Jul 1982 | A |
4438847 | Fritz | Mar 1984 | A |
4533049 | Ozeki | Aug 1985 | A |
4654693 | Funakoshi et al. | Mar 1987 | A |
5103976 | Murphy | Apr 1992 | A |
5203452 | Small et al. | Apr 1993 | A |
5203454 | Strong | Apr 1993 | A |
5265723 | Chenoweth et al. | Nov 1993 | A |
5361901 | Schenz et al. | Nov 1994 | A |
5447784 | Williams et al. | Sep 1995 | A |
5690233 | Kaneko | Nov 1997 | A |
5758776 | Slocum et al. | Jun 1998 | A |
5848703 | Murphy et al. | Dec 1998 | A |
5909812 | Thibaudeau | Jun 1999 | A |
5957293 | Pakeriasamy | Sep 1999 | A |
5967328 | Ziberna | Oct 1999 | A |
6016918 | Ziberna | Jan 2000 | A |
6036023 | Pfahnl et al. | Mar 2000 | A |
6056124 | Kaneko | May 2000 | A |
6071056 | Hollowell | Jun 2000 | A |
6076681 | Chenoweth | Jun 2000 | A |
6109445 | Beyer | Aug 2000 | A |
6116427 | Wu et al. | Sep 2000 | A |
6168026 | Haggard et al. | Jan 2001 | B1 |
6497932 | Munch et al. | Dec 2002 | B1 |
6557707 | Yen | May 2003 | B1 |
6612442 | Soh et al. | Sep 2003 | B2 |
6688472 | Hong et al. | Feb 2004 | B2 |
6729474 | Hong et al. | May 2004 | B2 |
6868970 | Gardiner et al. | Mar 2005 | B2 |
6907993 | Wang | Jun 2005 | B2 |
6967846 | Chen | Nov 2005 | B2 |
7135703 | Ham et al. | Nov 2006 | B2 |
7228622 | Watson | Jun 2007 | B2 |
7410060 | Crisp | Aug 2008 | B2 |
7476960 | Cruz et al. | Jan 2009 | B2 |
7757862 | Tamura et al. | Jul 2010 | B2 |
8116082 | Beaudoin et al. | Feb 2012 | B2 |
8221601 | Chen et al. | Jul 2012 | B2 |
20020066694 | Soh et al. | Jun 2002 | A1 |
20020148753 | Egami | Oct 2002 | A1 |
20030085150 | Yen | May 2003 | A1 |
20030102249 | Lee | Jun 2003 | A1 |
20030209466 | Kunii et al. | Nov 2003 | A1 |
20040000504 | Wang | Jan 2004 | A1 |
20040206661 | Gardiner et al. | Oct 2004 | A1 |
20040232037 | Susaki | Nov 2004 | A1 |
20050133404 | White | Jun 2005 | A1 |
20050269242 | Crisp | Dec 2005 | A1 |
20060118457 | Kawasaki | Jun 2006 | A1 |
20060175225 | Ho | Aug 2006 | A1 |
20060283773 | Ho et al. | Dec 2006 | A1 |
20070062844 | Velasquez Urey et al. | Mar 2007 | A1 |
20070074996 | Nice et al. | Apr 2007 | A1 |
20070163920 | Sasaki | Jul 2007 | A1 |
20070215517 | Holler | Sep 2007 | A1 |
20070256958 | Zhang et al. | Nov 2007 | A1 |
20080073245 | Andrews | Mar 2008 | A1 |
20080121561 | An et al. | May 2008 | A1 |
20080173569 | Forsyth | Jul 2008 | A1 |
20080296201 | Lalouch et al. | Dec 2008 | A1 |
20090050519 | Tamura et al. | Feb 2009 | A1 |
20100089851 | Slaughter et al. | Apr 2010 | A1 |
20110132789 | Peng et al. | Jun 2011 | A1 |
20110290701 | Bennett et al. | Dec 2011 | A1 |
Number | Date | Country |
---|---|---|
05335787 | Dec 1993 | JP |
2008091460 | Jul 2008 | WO |
Number | Date | Country | |
---|---|---|---|
20110259772 A1 | Oct 2011 | US |
Number | Date | Country | |
---|---|---|---|
61194450 | Sep 2008 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 12252292 | Oct 2008 | US |
Child | 13054104 | US |