Edge termination structure employing recesses for edge termination elements

Abstract

Elements of an edge termination structure, such as multiple concentric guard rings, are effectively doped regions in a drift layer. To increase the depth of these doped regions, individual recesses may be formed in a surface of the drift layer where the elements of the edge termination structure are to be formed. Once the recesses are formed in the drift layer, these areas about and at the bottom of the recesses are doped to form the respective edge termination elements.

Description

CROSS REFERENCE TO RELATED APPLICATIONS

The present application is related to U.S. utility patent application Ser. No. 13/229,749, entitled “SCHOTTKY DIODE,” filed concurrently herewith; and to U.S. utility patent application Ser. No. 13/229,752, entitled “SCHOTTKY DIODE EMPLOYING RECESSES FOR ELEMENTS OF JUNCTION BARRIER ARRAY,” filed concurrently herewith, the disclosures of which are incorporated herein by reference in their entireties.

FIELD OF THE DISCLOSURE

The present disclosure relates to semiconductor devices.

BACKGROUND

A Schottky diode takes advantage of the metal-semiconductor junction, which provides a Schottky barrier and is created between a metal layer and a doped semiconductor layer. For a Schottky diode with an N-type semiconductor layer, the metal layer acts as the anode, and the N-type semiconductor layer acts as the cathode. In general, the Schottky diode acts like a traditional p-n diode by readily passing current in the forward-biased direction and blocking current in the reverse-biased direction. The Schottky barrier provided at the metal-semiconductor junction provides two unique advantages over p-n diodes. First, the Schottky barrier is associated with a lower barrier height, which correlates to lower forward voltage drops. As such, a smaller forward voltage is required to turn on the device and allow current to flow in a forward-biased direction. Second, the Schottky barrier generally has less capacitance than a comparable p-n diode. The lower capacitance translates to higher switching speeds than p-n diodes. Schottky diodes are majority carrier devices and do not exhibit minority carrier behavior which results in switching losses.

Unfortunately, Schottky diodes have traditionally suffered from relatively low reverse-biased voltage ratings and high reverse-biased leakage currents. In recent years, Cree, Inc. of Durham, N.C., has introduced a series of Schottky diodes that are formed from silicon carbide substrates and epitaxial layers. These devices have and continue to advance the state of the-art by increasing the reverse-biased voltage ratings, lowering reverse-biased leakage currents, and increasing forward-biased current handling. However, there remains a need to further improve Schottky device performance as well as reduce the cost of these devices.

SUMMARY

The present disclosure generally relates to a semiconductor device, such as a Schottky diode, insulated gate bipolar transistor, gate turn-off transistor or the like, that employs an edge termination structure substantially adjacent an active region. The semiconductor device has a substrate and a drift layer provided over the substrate. The drift layer includes an active region. In a Schottky diode example, a Schottky layer is provided over a portion of the drift layer to form the active region.

The drift layer has a first surface associated with the active region and provides an edge termination region. The edge termination region is substantially laterally adjacent the active region, and in certain embodiments, may completely or substantially surround the active region. The drift layer is doped with a doping material of a first conductivity type, and the edge termination region may include an edge termination recess that extends into the drift layer from the first surface. The elements of the edge termination structure may be formed in the bottom surface of the edge termination recess.

The elements of the edge termination structure, such as multiple concentric guard rings, are effectively doped regions in the drift layer. To increase the depth of these doped regions, individual recesses may be formed in the surface of the drift layer where the elements of the edge termination structure are to be formed. Once the recesses are formed in the drift layer, these areas about and at the bottom of the recesses are doped to form the respective edge termination elements.

In yet other embodiments, a junction barrier array may be provided in the drift layer just below the Schottky layer and a mesa guard ring, which may be provided in the drift layer about all or a portion of the active area. As with the edge termination elements, the elements of the junction barrier array and the mesa guard ring are generally doped regions in the drift layer. To increase the depth of these doped regions, individual recesses may be formed in the surface of the drift layer where the elements of the junction barrier array and the mesa guard ring are to be formed. Once the recesses are formed in the drift layer, these areas about and at the bottom of the recesses are doped to form the respective elements of the junction barrier array and the mesa guard ring.

The metal for the Schottky layer and the semiconductor material for the drift layer may be selected to provide a low barrier height Schottky junction between the drift layer and the Schottky layer. In one embodiment, the Schottky layer is formed of Tantalum (Ta) and the drift layer is formed of silicon carbide. As such, the barrier height of the Schottky junction may be less than 0.9 electron volts. Other materials are suitable for forming the Schottky layer and the drift layer.

In another embodiment, the substrate is relatively thick, as the upper epitaxial structure, including the drift layer and the Schottky layer, are formed on a top surface of the substrate. After all or at least a portion of the upper epitaxial structure is formed, the bottom portion of the substrate is removed to effectively “thin” the substrate. As such, the resulting Schottky diode has a thinned substrate wherein a cathode contact may be formed on the bottom of the thinned substrate. The anode contact is formed over the Schottky layer.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings incorporated in and forming a part of this specification illustrate several aspects of the disclosure, and together with the description serve to explain the principles of the disclosure.

FIG. 1 is a cross-sectional view of a Schottky diode according to one embodiment of the disclosure.

FIG. 2 is a top view of a Schottky diode, without the Schottky layer and anode contact, according to one embodiment of the disclosure.

FIG. 3 is a top view of a Schottky diode, without the Schottky layer and anode contact, according to a second embodiment of the disclosure.

FIG. 4 is a top view of a Schottky diode, without the Schottky layer and anode contact, according to a third embodiment of the disclosure.

FIG. 5 is a top view of a Schottky diode, without the Schottky layer and anode contact, according to a fourth embodiment of the disclosure.

FIG. 6 is a partial cross-sectional view of a Schottky diode with a uniform JB array according to one embodiment of the disclosure.

FIG. 7 is a partial cross-sectional view of a Schottky diode with a non-uniform JB array according to another embodiment of the disclosure.

FIG. 8 is a partial cross-sectional view of a Schottky diode that employs recesses in the drift layer for each of the JB elements, guard rings, and mesa guard ring according to one embodiment of the disclosure.

FIG. 9 is a partial cross-sectional view of a Schottky diode that employs recesses in the drift layer for each of the JB elements, guard rings, and mesa guard ring according to another embodiment of the disclosure.

FIGS. 10 through 25 illustrate select processing steps for fabricating a Schottky diode according to the embodiment illustrated in FIG. 1.

DETAILED DESCRIPTION

The embodiments set forth below represent the necessary information to enable those skilled in the art to practice the disclosure and illustrate the best mode of practicing the disclosure. Upon reading the following description in light of the accompanying drawings, those skilled in the art will understand the concepts of the disclosure and will recognize applications of these concepts not particularly addressed herein. It should be understood that these concepts and applications fall within the scope of the disclosure and the accompanying claims.

It will be understood that when an element such as a layer, region, or substrate is referred to as being “on” or extending “onto” another element, it can be directly on or extend directly onto the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or extending “directly onto” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.

Relative terms such as “below” or “above” or “upper” or “lower” or “horizontal” or “vertical” may be used herein to describe a relationship of one element, layer, or region to another element, layer, or region as illustrated in the Figures. It will be understood that these terms and those discussed above are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures.

Initially, an overview of the overall structure of an exemplary Schottky diode 10 is provided in association with FIG. 1. Details of the various structural and functional aspects of the Schottky diode 10 as well as an exemplary process for fabrication the Schottky diode 10 of FIG. 1 follow the structural overview. Notably, the embodiments described herein reference various semiconductor layers or elements therein as being doped with an N-type or P-type doping material. Being doped with an N-type or P-type material indicates that the layer or element has either an N-type or P-type conductivity, respectively. N-type material has a majority equilibrium concentration of negatively charged electrons, and P-type material has a majority equilibrium concentration of positively charged holes. The doping concentrations for the various layers or elements may be defined as being lightly, normally, or heavily doped. These terms are relative terms intended to relate doping concentrations for one layer or element to another layer or element.

Further, the following description focuses on an N-type substrate and drift layer being used in a Schottky diode; however, the concepts provided herein equally apply to Schottky diodes with P-type substrates and drift layers. As such, the doping charge for each layer or element in the disclosed embodiments may be reversed to create Schottky diodes with P-type substrates and drift layers. Further, any of the layers described herein may be formed from one or more epitaxial layers using any available technique, and additional layers that are not described may be added between those described herein without necessarily departing from the concepts of the disclosure.

As illustrated, the Schottky diode 10 is formed on a substrate 12 and has an active region 14 that resides within an edge termination region 16 that may, but does not need to, completely or substantially surround the active region 14. Along the bottom side of the substrate 12, a cathode contact 18 is formed and may extend below both the active region 14 and the edge termination region 16. A cathode ohmic layer 20 may be provided between the substrate 12 and the cathode contact 18 to facilitate a low impedance coupling therebetween. A drift layer 22 extends along the top side of the substrate 12. The drift layer 22, the cathode contact 18, and the cathode ohmic layer 20 may extend along both the active region 14 and the edge termination region 16.

In the active region 14, a Schottky layer 24 resides over the top surface of the drift layer 22, and an anode contact 26 resides over the Schottky layer 24. As depicted, a barrier layer 28 may be provided between the Schottky layer 24 and the anode contact 26 to prevent materials from one of the Schottky layer 24 and the anode contact 26 from diffusing into the other. Notably, the active region 14 substantially corresponds to the region where the Schottky layer 24 of the Schottky diode 10 resides over the drift layer 22. For purposes of illustration only, assume the substrate 12 and the drift layer 22 are silicon carbide (SiC). Other materials for these and other layers are discussed further below.

In the illustrated embodiment, the substrate 12 is heavily doped and the drift layer 22 is relatively lightly doped with an N-type material. The drift layer 22 may be substantially uniformly doped or doped in a graded fashion. For example, doping concentrations of the drift layer 22 may transition from being relatively more heavily doped near the substrate 12 to being more lightly doped near the top surface of the drift layer 22 that is proximate the Schottky layer 24. Doping details are provided further below.

Beneath the Schottky layer 24, a plurality of junction-barrier (JB) elements 30 are provided along the top surface of the drift layer 22. Doping select regions in the drift layer 22 with P-type material forms these JB elements 30. As such, each JB element 30 extends from the top surface of the drift layer 22 into the drift layer 22. Together, the JB elements 30 form a JB array. The JB elements 30 may take on various shapes, as illustrated in FIGS. 2 through 5. As illustrated in FIG. 2, each JB element 30 is a single, long, elongated stripe that extends substantially across the active region 14, wherein the JB array is a plurality of parallel JB elements 30. In FIG. 3, each JB element 30 is a short, elongated dash wherein the JB array has parallel rows dashes of multiple dashes that are linearly aligned to extend across the active region 14. In FIG. 4, the JB elements 30 include a plurality of elongated stripes (30′) and a plurality of islands (30″). As described further below, the elongated stripes and the islands may have substantially the same or substantially different doping concentrations. In FIG. 5, the JB elements 30 include an array of smaller, circular islands with a plurality of larger, rectangular islands dispersed evenly with the array of smaller, circular islands. Other shapes and configurations of the JB elements 30 and the ultimate JB array that is formed therefrom will be appreciated by those skilled in the art after reading the disclosure provide herein.

With continued reference to FIG. 1 in association with FIGS. 2 through 5, the edge termination region 16 includes a recessed channel that is formed in the top surface of the drift layer 22 and substantially surrounds the active region 14. This recessed channel is referred to as the edge termination recess 32. The presence of the edge termination recess 32 provides a mesa, which is surrounded by the edge termination recess 32 in the drift layer 22. In select embodiments, the distance between the surface of the edge termination recess 32 and the bottom surface of the mesa is between about 0.2 and 0.5 microns and perhaps about 0.3 microns.

At least one recess well 34 is formed in a portion of the drift layer 22 that resides below the bottom surface of the edge termination recess 32. The recess well 34 is formed by lightly doping a portion of the drift layer 22 that resides below the bottom surface of the edge termination recess 32 with a P-type material. As such, the recess well 34 is a lightly doped P-type region within the drift layer 22. Along the bottom surface of the edge termination recess 32 and within the recess well 34, a plurality of concentric guard rings 36 are formed. The guard rings 36 are formed by heavily doping the corresponding portions of the recess well 34 with a P-type doping material. In select embodiments, the guard rings are spaced apart from one another and extend into the recess well 34 from the bottom surface of the edge termination recess 32.

In addition to the guard rings 36 that reside in the edge termination recess 32, a mesa guard ring 38 may be provided around the outer periphery of the mesa that is formed by the edge termination recess 32. The mesa guard ring 38 is formed by heavily doping the outer portion of the top surface of the mesa with a P-type material, such that the mesa guard ring 38 is formed about the periphery of the active region 14 and extends into the mesa. While illustrated as substantially rectangular in FIGS. 2 through 5, the edge termination recess 32, the guard rings 36, and the mesa guard ring 38 may be of any shape and will generally correspond to the shape of the periphery of the active region 14, which is rectangular in the illustrated embodiments. Each of these three elements may provide a continuous or broken (i.e. dashed, dotted, or the like) loop about the active region 14.

In a first embodiment, FIG. 6 provides an enlarged view of a portion of the active region 14 and is used to help identify the various p-n junctions that come into play during operation of the Schottky diode 10. For this embodiment, assume the JB elements are elongated stripes (as illustrated in FIG. 2). With the presence of the JB elements 30, there are at least two types of junctions about the active region 14. The first is referred to as a Schottky junction J1, and is any metal-semiconductor (m-s) junction between the Schottky layer 24 and those portions of the top surface of the drift layer 22 that do not have a JB element 30. In other words, the Schottky junction J1 is a junction between the Schottky layer 24 and the those portions of the top surface of the drift layer that are between two adjacent JB elements 30 or a JB element 30 and the mesa guard ring 38 (not shown). The second is referred to as a JB junction J2, and is any p-n junction between a JB element 30 and the drift layer 22.

As the Schottky diode 10 is forward-biased, the Schottky junctions J1 turn on before the JB junctions J2 turn on. At low forward voltages, current transport in the Schottky diode 10 is dominated by majority carriers (electrons) injected across the Schottky junction J1. As such, the Schottky diode 10 acts like a traditional Schottky diode. In this configuration, there is little or no minority carrier injection, and thus no minority charge. As a result the Schottky diode 10 is capable of fast switching speeds at normal operating voltages.

When the Schottky diode 10 is reverse-biased, depletion regions that form adjacent the JB junctions J2 expand to block reverse current through the Schottky diode 10. As a result, the expanded depletion regions function to both protect the Schottky junction J1 and limit reverse leakage current in the Schottky diode 10. With the JB elements 30, the Schottky diode 10 behaves like a PIN diode.

In another embodiment, FIG. 7 provides an enlarged view of a portion of the active region 14 and is used to help identify the various p-n junctions that come into play during operation of the Schottky diode 10. For this embodiment, assume that there are two types of JB elements 30: the striped, lower-doped JB elements 30′ and island-shaped, higher doped JB elements 30″ (as illustrated in FIG. 4). Again, the Schottky junction J1 is any metal-semiconductor junction between the Schottky layer 24 and the those portions of the top surface of the drift layer that are between two adjacent JB elements 30 or a JB element 30 and the mesa guard ring 38 (not shown). The primary JB junction J2 is any p-n junction between a stripe JB element 30′ and the drift layer 22. A secondary JB junction J3 is any p-n junction between an island JB element 30″ and the drift layer 22. In this embodiment, assume that the stripe JB elements 30′ are doped with a P-type material at a concentration that is the same or lower than the island JB elements 30″.

The ratio of the surface area of the active region 14 of the Schottky diode 10 occupied by the lower-doped JB elements 30′ and the higher-doped JB elements 30″ to the total surface area of the active region 14 may affect both the reverse leakage current and the forward voltage drop of the Schottky diode 10. For example, if the area occupied by lower- and higher-doped JB elements 30′, 30″ is increased relative to the total area of the active region 14, the reverse leakage current may be reduced, but the forward voltage drop of the Schottky diode 10 may increase. Thus, the selection of the ratio of the surface area of the active region 14 occupied by the lower- and higher-doped JB elements 30′ and 30″ may entail a trade-off between reverse leakage current and forward voltage drop. In some embodiments, the ratio of the surface area of the active region 14 occupied by the lower- and higher-doped JB elements 30′, 30″ to the total surface area of the active region 14 may be between about 2% and 40%.

As the Schottky diode 10 is forward biased past a first threshold, the Schottky junction J1 turns on before the primary JB junctions J2 and the secondary JB junctions J3, and the Schottky diode 10 exhibits traditional Schottky diode behavior at low forward-biased voltages. At low forward-biased voltages, the operation of the Schottky diode 10 is dominated by the injection of majority carriers across the Schottky junctions J1. Due to the absence of minority carrier injection under normal operating conditions, the Schottky diode 10 may have very fast switching capability, which is characteristic of Schottky diodes in general.

As indicated, the turn-on voltage for the Schottky junctions J1 is lower than the turn-on voltage for the primary and secondary JB Junctions J2, J3. The lower- and higher-doped JB elements 30′, 30″ may be designed such that the secondary JB junctions J3 will begin to conduct if the forward-biased voltage continues to increase past a second threshold. If the forward biased voltage increases past the second threshold, such as in the case of a current surge through the Schottky diode 10, the secondary JB junctions J3 will begin to conduct. Once the secondary JB junctions J3 begin to conduct, the operation of the Schottky diode 10 is dominated by the injection and recombination of minority carriers across the secondary junction J3. In this case, the on-resistance of the Schottky diode 10 may decrease, which in turn may decrease the amount of power dissipated by the Schottky diode 10 for a given level of current and may help prevent thermal runaway.

Under reverse bias conditions, the depletion regions formed by the primary and secondary JB junctions J2 and J3 may expand to block reverse current through the Schottky diode 10, thereby protecting the Schottky junction J1 and limiting reverse leakage current in the Schottky diode 10. Again, when reverse-biased, the Schottky diode 10 may function substantially like a PIN diode.

Notably, the voltage blocking ability of the Schottky diode 10 according to some embodiments of the invention is determined by the thickness and doping of the lower-doped JB elements 30′. When a sufficiently large reverse voltage is applied to the Schottky diode 10, the depletion regions in the lower-doped JB elements 30′ will punch through to the depletion region associated with the drift layer 22. As a result, a large reverse current is permitted to flow through the Schottky diode 10. As the lower-doped JB elements 30′ are distributed across the active region 14, this reverse breakdown may be uniformly distributed and controlled such that it does not damage the Schottky diode 10. In essence, the breakdown of the Schottky diode 10 is localized to a punch-through of the lower doped JB elements 30′, which results in a breakdown current that is distributed evenly across the active region 14. As a result, the breakdown characteristic of the Schottky diode 10 may be controlled such that large reverse currents can be dissipated without damaging or destroying the Schottky diode 10. In some embodiments, the doping of the lower doped JB elements 30′ may be chosen such that the punch-through voltage is slightly less than the maximum reverse voltage that may otherwise be supported by the edge termination of the Schottky diode 10.

The design of the edge termination region 16 shown in FIG. 1 further enhances both the forward and reverse current and voltage characteristics of the Schottky diode 10. Notably, electric fields tend to build about the periphery of the Schottky layer 24, especially as the reverse voltage increases. As the electric fields increase, the reverse leakage current increases, the reverse breakdown voltage decreases, and the ability to control the avalanche current when the breakdown voltage is exceeded is decreased. Each of these characteristics runs counter to the need to provide a Schottky diode 10 that has low reverse leakage currents, high reverse breakdown voltages, and controlled avalanche currents.

Fortunately, providing the guard rings 36 around the Schottky layer 24, or active region 14, generally tends to reduce the buildup of the electric fields about the periphery of the Schottky layer 24. In select embodiments, such as that shown in FIG. 1, providing the guard rings 36 in the doped recess well 34, which resides at the bottom of the edge termination recess 32, has proven to reduce the buildup of these electric fields much more than simply providing the guard rings 36 in the top surface of the drift layer 22 and in the same plane in which the JB elements 30 are provided. Use of the mesa guard ring 38 provides even further field suppression. While not specifically illustrated, the mesa guard ring 38 may wrap over the edge of the mesa formed in the drift layer 22 and extend into the edge termination recess 32. In such an embodiment, the mesa guard ring 38 may or may not combine with another of the guard rings 36, which are normally spaced apart from one another.

Accordingly, the design of the edge termination region 16 and the JB elements 30 plays an important role in determining the forward and reverse current and voltage characteristics of the Schottky diode 10. As described in further detail below, the JB elements 30, guard rings 36, mesa guard ring 38, and the recess well 34 are formed using ion implantation, wherein ions of the appropriate doping materials are implanted into the exposed top surfaces of the drift layer 22. Applicants have found that using deeper doping regions to form the JB elements 30, guard rings 36, mesa guard ring 38, and even the recess well 34 has proven to provide excellent electric field suppression about the Schottky layer 24 as well as even further improved current and voltage characteristics. Unfortunately, when the drift layer 22 is formed from a material that is somewhat resistant to ion implantation, such as SiC, creating relatively deep doping regions that are doped in a relatively uniform and controlled fashion is challenging.

With reference to FIG. 8, the drift layer 22 and the Schottky layer 24 of Schottky diode 10 are illustrated according to an alternative embodiment. As illustrated, each of the JB elements 30, guard rings 36, and mesa guard ring 38 are formed in the drift layer 22 about a corresponding recess that was etched into the top surface of the drift layer 22. In the active region 14, a plurality of JB element recesses 40 and the mesa guard ring 38 are etched in to the drift layer 22. In the edge termination region 16, the edge termination recess 32 is etched in the drift layer 22, and then, guard ring recesses 42 are etched in the bottom surface of the edge termination recess 32 into the drift layer 22. If desired, the recess well 34 may be formed by selectively doping the edge termination recess 32. Once the JB element recesses 40, guard ring recesses 42, the mesa guard ring recess 44, and the edge termination recess 32 are formed, the areas along the sides and at the bottom of the recesses are selectively doped to form the cup- or trough-shaped JB elements 30, guard rings 36, and mesa guard ring 38. By etching recesses into the drift layer 22, the respective the JB elements 30, guard rings 36, and mesa guard ring 38 may be formed more deeply into the drift layer 22. As noted, this is particularly beneficial for SiC devices. The depth and width of the various JB element recesses 40, guard ring recesses 42, and the mesa guard ring recess 44 may be the same or different. When describing the width of a particular recess, the width refers to the narrower lateral dimension of a recess having a width, length, and depth. In one embodiment, the depth of any recess is at least 0.1 microns, and the width of any recess is at least 0.5 microns. In another embodiment, the depth of is recesses are at least 1.0 microns, and the width of any recess is at least 3.0 microns.

With reference to FIG. 9, another embodiment is provided that employs JB element recesses 40 and the guard ring recesses 42. However, in this embodiment, there is no edge termination recess 32, mesa guard ring recess 44, or mesa guard ring 38. Instead, the guard ring recesses 42 are formed on the same plane as the JB element recesses 40, and the JB elements 30 and the guard rings 36 are formed along the sides and at the bottom of these recesses. In either of the embodiments of FIGS. 7 and 8, the recess well 34 is optional.

While the above embodiments are directed to Schottky diodes 10, all of the contemplated structures and designs of the edge termination region 16, including the structures and designs of the recess well 34, the guard rings 36, and the guard ring recesses 42, are equally applicable to other semiconductor devices that suffer from adverse field effects about the periphery of an active region. Exemplary devices that may benefit from the contemplated structures and designs of the edge termination region 16 include all types of field effect transistors (FETs), insulated gate bipolar transistors (IGBTs), and gate turn-off thyristors (GTOs).

Another characteristic that affects both forward and reverse current and voltage characteristics of the Schottky diode 10 is the barrier height associated with the Schottky junction J1 (FIGS. 6 and 7), which again, is the metal-semiconductor junction between the metal Schottky layer 24 and the semiconductor drift layer 22. When a metal layer, such as the Schottky layer 24, is in close proximity with a semiconductor layer, such as the drift layer 22, a native potential barrier develops between the two layers. The barrier height associated with the Schottky junction J1 corresponds to the native potential barrier. Absent application of an external voltage, this native potential barrier prevents most charge carriers, either electrons or holes, from moving from one layer to another the other. When an external voltage is applied, the native potential barrier from the semiconductor layer's perspective will effectively increase or decrease. Notably, the potential barrier from the metal layer's perspective will not change, when the external voltage is applied.

When a Schottky diode 10 with an N-type drift layer 22 is forward biased, application of a positive voltage at the Schottky layer 24 effectively reduces the native potential barrier and causes electrons to flow from the semiconductor across the metal-semiconductor junction. The magnitude of the native potential barrier, and thus barrier height, bears on the amount of voltage necessary to overcome the native potential barrier and cause the electrons to flow from the semiconductor layer to the metal layer. In effect, the potential barrier is reduced when the Schottky diode is forward biased. When the Schottky diode 10 is reverse biased, the potential barrier is greatly increased and functions to block the flow of electrons.

The material used to form the Schottky layer 24 largely dictates the barrier height associated with the Schottky junction J1. In many applications, a low barrier height is preferred. A lower barrier height allows one of the following. First, a lower barrier height device with a smaller active region 14 can be developed to have the same forward turn on and operating current and voltage ratings as a device having a larger active region 14 and a higher barrier height. In other words, the lower barrier height device with a smaller active region 14 can support the same forward voltage at a given current as a device that has a higher barrier height and a larger active region 14. Alternatively, a lower barrier height device may have lower forward turn on and operating voltages while handling the same or similar currents as a higher barrier height device when both devices have active regions 14 of the same size. Lower barrier heights also lower the forward biased on-resistances of the devices, which help make the devices more efficient and generate less heat, which can be destructive to the device. Exemplary metals (including alloys) that are associated with low barrier heights in Schottky applications that employ a SiC drift layer 22 include, but are not limited to, tantalum (Ta), titanium (Ti), chromium (Cr), and aluminum (Al), where tantalum is associated with the lowest barrier height of the group. The metals are defined as low barrier height cable metals. While the barrier height is a function of the metal used for the Schottky layer 24, the material used for the drift layer 22, and perhaps the extent of doping in the drift layer 22, exemplary barrier heights that may be achieved with certain embodiments are less than 1.2 election volts (eV), less than 1.1 eV, less than 1.0 eV, less than 0.9 eV, and less than about 0.8 eV.

Turning now to FIGS. 10-24, an exemplary process for fabricating a Schottky diode 10, such as the one illustrated in FIG. 1, is provided. In this example, assume that the JB elements 30 are elongated stripes, as illustrated in FIG. 2. Through the description of the process, exemplary materials, doping types, doping levels, structure dimensions, and the selected alternatives are outlined. These aspects are merely illustrative, and the concepts disclosed herein and the claims that follow are not limited to these aspects.

The process starts by providing an N-doped, single crystal, 4H SiC substrate 12, as shown in FIG. 10. The substrate 12 may have various crystalline polytypes, such as 2H, 4H, 6H, 3C and the like. The substrate may also be formed from other material systems, such as gallium nitride (GaN), gallium arsenide (GaAs), silicon (Si), germanium (Ge), SiGe, and the like. The resistivity of the N-doped, SiC substrate 12 is between about 10 milliohm-cm and 30 milliohm-cm in one embodiment. The initial substrate 12 may have a thickness between about 200 microns and 500 microns.

The drift layer 22 may be grown over the substrate 12 and doped in situ, wherein the drift layer 22 is doped as it is grown with an N-type doping material, as shown in FIG. 11. Notably, one or more buffer layers (not shown) may be formed on the substrate 12 prior to forming the drift layer 22. The buffer layer may be used as a nucleation layer and be relatively heavily doped with an N-type doping material. The buffer layer may range from 0.5 to 5 microns in certain embodiments.

The drift layer 22 may be relatively uniformly doped throughout or may employ graded doping throughout all or a portion thereof. For a uniformly doped drift layer 22, the doping concentration may be between about 2×10¹⁵ cm⁻³ and 1×10¹⁶ cm⁻³ in one embodiment. With graded doping, the doping concentration is highest at the bottom of the drift layer 22 near the substrate 12 and lowest at the top of the drift layer 22 near the Schottky layer 24. The doping concentration generally decreases in a stepwise or continuous fashion from a point at or near the bottom to a point at or near the top of the drift layer 22. In one embodiment employing graded doping, the lower portion of the drift layer 22 may be doped at a concentration of about 1×10¹⁵ cm⁻³ and the upper portion of the drift layer 22 maybe doped at a concentration of about 5×10¹⁶ cm⁻³. In another embodiment employing graded doping, the lower portion of the drift layer 22 may be doped at a concentration of about 5×10¹⁵ cm⁻³ and the upper portion of the drift layer 22 maybe doped at a concentration of about 1×10¹⁶ cm⁻³.

The drift layer 22 may be between four and ten microns thick in select embodiments depending on the desired reverse breakdown voltage. In one embodiment, the drift layer 22 is about one micron thick per 100 volts of desired reverse breakdown voltage. For example, a Schottky diode 10 with a reverse breakdown voltage of 600 volts may have a drift layer 22 with a thickness of about six microns.

Once the drift layer 22 is formed, the top surface is etched to create the edge termination recesses 32, as shown in FIG. 12. The edge termination recesses 32 will vary in depth and width based on the desired device characteristics. In one embodiment of a Schottky diode 10 that has a reverse breakdown voltage of 600V and can handle a sustained forward current of 50 A, the edge termination recess 32 has a depth of between about 0.2 and 0.5 microns and a width of between about 10 and 120, which will ultimately depend on how many guard rings 36 are employed in the device.

Next, the recess well 34 is formed by selectively implanting a portion of the drift layer 22 that resides at the bottom of the edge termination recess 32 with a P-type material, as shown in FIG. 13. For example, a Schottky diode 10 with a reverse breakdown voltage of 600 volts and capable of handling a sustained forward current of 50 A may have a recess well 34 that is lightly doped at a concentration between about 5×10¹⁶ cm⁻³ and 2×10¹⁷ cm⁻³. The recess well 34 may be between about 0.1 and 0.5 microns deep and have a width substantially corresponding to the width of the edge termination recess 32.

Once the recess well 34 is formed, the JB elements 30, the mesa guard ring 38, and the guard rings 36 are formed by selectively implanting the corresponding portions of the top surface of the drift layer 22, including the bottom surface of the edge termination recess 32 with a P-type material, as shown in FIG. 14. The JB elements 30, the mesa guard ring 38, and the guard rings 36 are relatively heavily doped and may be formed at the same time using the same ion implantation process. In one embodiment, a Schottky diode 10 with a reverse breakdown voltage of 600 volts and capable of handling a sustained forward current of 50 A may have the JB elements 30, the mesa guard ring 38, and the guard rings 36 all doped at a concentration between about 5×10¹⁷ cm⁻³ and 5×10¹⁹ cm⁻³. In other embodiments, these elements may be doped at different concentrations using the same or different ion implantation process. For example, when the JB array of JB elements 30 includes different shapes or sizes, as provided in FIGS. 4 and 5, or where the different JB elements 30 have different depths. The depth and spacing between adjacent JB elements 30, between the mesa guard ring 38 and a JB element 30, and between adjacent guard rings 36 may vary based on desired device characteristics. For example, the depth of these elements may range from 0.2 to greater than 1.5 microns, and the respective elements may be spaced apart from each other between about one and four microns.

For embodiments like those illustrated in FIGS. 8 and 9 that employ JB element recesses, or a mesa guard ring recess 44, or guard ring recesses 42, the respective JB elements 30, the mesa guard ring 38, and the guard rings 36 are more easily formed deeper into the drift layer 22. For a drift layer 22 that is formed from SiC, the depth of the respective recesses may be between about 0.1 and 1.0 microns and have widths of between about 1.0 and 5.0 microns. As such, the overall depth of the JB elements 30, the mesa guard ring 38, and the guard rings 36 can readily extend to depths, as measured from the top surface of the drift layer 22, of between 0.5 and 1.5.

As illustrated in FIG. 15, a thermal oxide layer 46 is formed over the top surface of the drift layer 22, including the bottom surface of the edge termination recess 32. For a SiC drift layer 22, the oxide is silicon dioxide (SiO₂). The thermal oxide layer 46 may act as a passivation layer that aids in the protection or performance of the drift layer 22 and the various elements formed therein. Next, the portion of the thermal oxide layer 46 associated with the active region 14 is removed, as shown in FIG. 16, to form a Schottky recess 48 in which the Schottky layer 24 will be formed.

Once the Schottky recess 48 is formed, the Schottky layer 24 is formed over the portion of drift layer 22 that was exposed by the Schottky recess 48, as illustrated in FIG. 17. The thickness of the Schottky layer 24 will vary based on desired device characteristics and the metal used to form the Schottky layer 24, but will generally be between about 100 and 4500 angstroms. For the referenced 600V device, a Schottky layer 24 formed of tantalum (Ta) may be between about 200 and 1200 angstroms; a Schottky layer 24 formed of titanium (Ti) may be between about 500 and 2500 angstroms; and a Schottky layer 24 formed of aluminum (Al) may be between about 3500 and 4500 angstroms. As noted above, tantalum (Ta) is associated with a very low barrier height, especially when used in combination with SiC to form a Schottky junction. Tantalum is also very stable against SiC.

Depending on the metal used for the Schottky layer 24 and the to-be-formed anode contact 26, one or more barrier layers 28 may be formed over the Schottky layer 24, as shown in FIG. 18. The barrier layer 28 may be formed of titanium tungsten alloy (TiW), titanium nickel alloy (TiN), tantalum (Ta), and any other suitable material, and may be between about 75 and 400 angstroms thick in select embodiments. The barrier layer 28 helps prevent diffusion between the metals used to form the Schottky layer 24 and the to-be-formed anode contact 26. Notably, the barrier layer 28 is not used in certain embodiments where the Schottky layer 24 is tantalum (Ta) and the to-be-formed anode contact 26 is formed from aluminum (Al). The barrier layer 28 is generally beneficial in embodiments where the Schottky layer 24 is titanium (Ti) and the to-be-formed anode contact 26 is formed from aluminum (Al).

Next, the anode contact 26 is formed over the Schottky layer 24, or if present, the barrier layer 28, as shown in FIG. 19. The anode contact 26 is generally relatively thick, formed from a metal, and acts as a bond pad for the anode of the Schottky diode 10. The anode contact 26 may be formed from aluminum (Al), gold (Au), Silver (Ag), and the like.

An encapsulant layer 50 is then formed over at least the exposed surfaces of the thermal oxide layer 46 and the anode contact 26, as illustrated in FIG. 20. The encapsulant layer 50 may be a nitride, such as silicon nitride (SiN), and acts as a conformal coating to protect the underlying layers from adverse environmental conditions. For further protection against scratches or like mechanical damage, a polyimide layer 52 may be provided over the encapsulant layer 50, as illustrated in FIG. 21. A central portion of the polyimide layer 52 is removed to provide an anode opening 54 over the encapsulant layer 50. In this example, the polyimide layer 52 is used as an etch mask having the anode opening 54 centered over the anode contact 26. Next, the portion of the encapsulant layer 50 that is exposed by the anode opening 54 is removed to expose the top surface of the anode contact 26, as illustrated in FIG. 22. Ultimately, bond wires or the like may be soldered or otherwise connected to the top surface of the anode contact 26 through the anode opening 54 in the encapsulant layer 50.

At this point, processing switches from the front side (top) of the Schottky diode 10 to the back side (bottom) of the Schottky diode 10. As illustrated in FIG. 23, the substrate 12 is substantially thinned by removing a bottom portion of the substrate 12 through a grinding, etching, or like process. For the 600V reference Schottky diode 10, the substrate 12 may be thinned to a thickness between about 50 and 200 microns in a first embodiment, and between about 75 and 125 microns in a second embodiment. Thinning the substrate 12 or otherwise employing a thin substrate 12 reduces the overall electrical and thermal resistance between the anode and cathode of the Schottky diode 10 and allows the device to handle higher current densities without overheating.

Finally, the cathode ohmic layer 20 is formed on the bottom of the thinned substrate 12 with an ohmic metal, such as nickel (Ni), nickel silicide (NiSi), and nickel aluminide (NiAl), as illustrated in FIG. 24. In embodiments where the polyimide layer 52 is employed, the cathode ohmic layer 20 may be laser annealed instead of baking the entire device at a high temperature to anneal the ohmic metal. Laser annealing allows the ohmic metal to be heated sufficiently for annealing, yet does not heat the rest of the device to temperatures that would otherwise damage or destroy the polyimide layer 52. Once the cathode ohmic layer 20 is formed and annealed, the cathode contact 18 is formed over the cathode ohmic layer 20 to provide a solder or like interface for the Schottky diode 10, as illustrated in FIG. 25.

With the concepts disclosed herein, very high performance Schottky diodes 10 may be designed for various applications that require various operation parameters. The current density associated with DC forward biased currents may exceed 440 amperes/cm in certain embodiments, and may exceed 500 amperes/cm in other embodiments. Further, Schottky diodes 10 may be constructed to have a ratio of DC forward biased current density to reverse biased anode-cathode capacitance greater than 0.275, 0.3, 0.325, 0.35, 0.375, and 0.4 ampere/pico-Farad (A/pF) in various embodiments, wherein the reverse biased anode-cathode voltage is determined when the Schottky diode is reverse biased to a point where the active region is essentially fully depleted.

Those skilled in the art will recognize improvements and modifications to the embodiments of the present disclosure. All such improvements and modifications are considered within the scope of the concepts disclosed herein and the claims that follow.

Claims

1. A semiconductor device comprising: a drift layer having a first surface associated with an active region and an edge termination region substantially laterally adjacent the active region, wherein the drift layer is predominantly doped with a doping material of a first conductivity type and the edge termination region comprises an edge termination recess extending into the drift layer from the first surface where a plurality of edge termination element recesses that extend into the drift layer are within the edge termination recess;a plurality of first doped regions that extend into the drift layer about corresponding ones of the plurality of edge termination element recesses to form a plurality of edge termination elements wherein the plurality of first doped regions are doped with a doping material of a second conductivity type, which is opposite the first conductivity type; anda Schottky layer over the active region of the first surface to form a Schottky junction.

2. The semiconductor device of claim 1 wherein the plurality of edge termination element recesses are formed in a bottom surface of the edge termination recess.

3. The semiconductor device of claim 2 wherein a recess well is formed in the drift layer below the bottom surface of the edge termination recess, and the recess well is doped with the doping material of the second conductivity type.

4. The semiconductor device of claim 2 wherein the edge termination recess is greater than 0.2 microns deep.

5. The semiconductor device of claim 2 wherein the edge termination recess is between about 0.2 and 0.5 microns deep.

6. The semiconductor device of claim 1 wherein each of the plurality of edge termination element recesses has at least one side and a bottom, and each of the plurality of first doped regions extends into the drift layer about the at least one side and the bottom of a corresponding one of the plurality of edge termination element recesses.

7. The semiconductor device of claim 1 wherein edge termination elements in the plurality of edge termination elements are separated from one another within the drift layer.

8. The semiconductor device of claim 1 wherein a depth of at least one of the plurality of edge termination element recesses is at least 0.1 microns.

9. The semiconductor device of claim 8 wherein a width of at least one of the plurality of edge termination element recesses is at least 0.5 microns.

10. The semiconductor device of claim 1 wherein a width of at least one of the plurality of edge termination element recesses is at least 0.5 microns.

11. The semiconductor device of claim 1 wherein the active region is provided on a mesa in the drift layer and further comprising a mesa guard ring that extends substantially about the Schottky layer such that the mesa guard ring resides between the Schottky layer and the plurality of edge termination elements.

12. The semiconductor device of claim 11 wherein the first surface of the drift layer about the active region comprises a mesa guard ring recess such that the mesa guard ring is a second doped region that extends into the drift layer about the mesa guard ring recess, and the second doped region is doped with the doping material of the second conductivity type.

13. The semiconductor device of claim 1 further comprising an array of junction barrier elements formed in the drift layer below the Schottky junction.

14. The semiconductor device of claim 13 wherein the drift layer comprises silicon carbide.

15. The semiconductor device of claim 14 wherein each junction barrier element of the array of junction barrier elements is substantially identical to others of the array of junction barrier elements.

16. The semiconductor device of claim 14 wherein at least a first junction barrier element of the array of junction barrier elements is substantially different in size or shape than at least a second junction barrier element of the array of junction barrier elements.

17. The semiconductor device of claim 14 wherein at least certain junction barrier elements in the array of junction barrier elements are elongated stripes.

18. The semiconductor device of claim 14 wherein at least certain junction barrier elements in the array of junction barrier elements are substantially round.

19. The semiconductor device of claim 14 wherein the first surface of the drift layer comprises a plurality of junction barrier element recesses in the active region such that at least certain junction barrier elements of the array of junction barrier elements are second doped regions that extend into the drift layer about corresponding ones of the plurality of junction barrier element recesses, and the second doped regions are doped with the doping material of the second conductivity type.

20. The semiconductor device of claim 1 wherein the Schottky junction has a barrier height of less than 0.9 electron volts.

21. The semiconductor device of claim 1 wherein the Schottky layer is formed from a low barrier height capable metal.

22. The semiconductor device of claim 21 wherein the low barrier height capable metal of the Schottky layer comprises tantalum.

23. The semiconductor device of claim 21 wherein the low barrier height capable metal of the Schottky layer comprises at least one of a group consisting of titanium, chromium, and aluminum.

24. The semiconductor device of claim 21 wherein the low barrier height capable metal of the Schottky layer consists essentially of tantalum.

25. The semiconductor device of claim 1 wherein the drift layer is formed over a thinned substrate that was thinned after the drift layer was formed, and a cathode contact is formed over a bottom surface of the thinned substrate.

26. The semiconductor device of claim 1 wherein the drift layer is predominantly doped with the doping material of the first conductivity type in a graded fashion wherein the drift layer has a lower doping concentration near the first surface and an intentionally higher doping concentration near a second surface of the drift layer, the second surface being substantially opposite the first surface.

27. The semiconductor device of claim 1 wherein the drift layer comprises silicon carbide.

28. The semiconductor device of claim 1 wherein the drift layer and the Schottky layer are part of a Schottky diode.

29. The semiconductor device of claim 28 wherein when forward biased, supports a DC current density of at least 440 amperes/cm.

30. The semiconductor device of claim 28 wherein when forward biased, supports a DC current density of at least 500 amperes/cm.

31. The semiconductor device of claim 28 wherein a ratio of DC forward biased current density to reverse biased anode-cathode capacitance is at least 0.275 ampere/pico-Farad (A/pF), wherein a reverse biased anode-cathode voltage is determined when the Schottky diode is reverse biased to a point where the active region is essentially fully depleted.

32. The semiconductor device of claim 28 wherein a ratio of DC forward biased current density to reverse biased anode-cathode capacitance is at least 0.3 ampere/pico-Farad (A/pF), wherein a reverse biased anode-cathode voltage is determined when the Schottky diode is reverse biased to a point where the active region is essentially fully depleted.

33. The semiconductor device of claim 28 wherein a ratio of DC forward biased current density to reverse biased anode-cathode capacitance is at least 0.35 ampere/pico-Farad (A/pF), wherein a reverse biased anode-cathode voltage is determined when the Schottky diode is reverse biased to a point where the active region is essentially fully depleted.

34. The semiconductor device of claim 1 wherein the plurality of edge termination elements is a plurality of guard rings.

35. The semiconductor device of claim 1 wherein the drift layer and the Schottky layer are part of a silicon carbide Schottky diode.