The invention relates generally to thermal processing of semiconductor substrates. In particular, the invention relates to laser thermal processing of semiconductor substrates.
Thermal processing is required in the fabrication of silicon and other semiconductor integrated circuits formed in silicon wafers or other substrates such as glass panels for displays. The required temperatures may range from relatively low temperatures of less than 250 degrees C to greater than 1400 degrees C and may be used for a variety of processes such as dopant implant annealing, crystallization, oxidation, nitridation, silicidation, and chemical vapor deposition as well as others.
For the very shallow circuit features required for advanced integrated circuits, it is greatly desired to reduce the total thermal budget in achieving the required thermal processing. The thermal budget may be considered as the total time at high temperatures necessary to complete device fabrication. The time that the wafer needs to stay at the highest temperature can be very short. The greater the total time that the wafer is subject to high temperatures, the more features such as implanted junctions will diffuse and loose their definition. For example, implanted junction depths may become deeper than desired due to diffusion.
Rapid thermal processing (RTP) uses radiant lamps which can be very quickly turned on and off to heat only the wafer and not the rest of the chamber. Pulsed laser annealing using very short (about 20 ns) laser pulses is effective at heating only the surface layer and not the underlying wafer, thus allowing very short ramp up and ramp down rates.
A more recently developed approach in various forms, sometimes called thermal flux laser annealing or dynamic surface annealing (DSA), is described in U.S. Pat. Nos. 7,005,601 and 6,987,240, the disclosures of which are incorporated herein by reference. The DSA system employs many CW diode lasers focused on an extremely narrow (0.07 mm) line beam to produce a very intense beam of light that strikes the wafer as a thin long line of radiation or line beam. The line beam is then scanned over the surface of the wafer in a direction perpendicular to the long dimension of the line beam.
The thinness of the line beam (e.g., 0.07 mm) ensures very short temperature rise and fall times and a short dwell time at the required temperature, e.g., 1300 degrees C, with respect to a fixed location on the wafer surface that is scanned once by the line beam. For example, the temperature of a fixed location on the wafer surface will increase from an ambient 450 degrees C to 1300 degrees C within 0.6 ms, assuming a scan rate within a range of about 50-300 mm/sec is employed. The advantage is that the wafer surface spends an extremely short amount of time at lower or intermediate temperatures (e.g., 500-900 degrees C) at which the higher silicon thermal conductivity promotes heating throughout the wafer and consequent diffusion and loss of underlying circuit feature definition. Instead, the wafer surface spends more time at the desired high temperature (e.g., 1300 degrees C) at which silicon thermal conductivity is lowest for minimum heating of the underlying features, and at which desired effects are maximum (e.g., annealing of implanted dopant impurities, annealing of pre-implant amorphization damage, etc.). The thinness of the line beam corresponds to the minimum resolvable spot size R of the laser beam optical system, which is governed by the following approximate formula:
R=λ/2 NA,
where λ is the laser wavelength and NA is the numerical aperture of the optics. Numerical aperture is defined as:
NA=n sin θ/2,
where n is the index of refraction and θ is the angle subtended by the beam between the aperture at the lens and the focal point in a simple or ideal system. In the DSA system referred to above, the wavelength is 810 nm and the angle θ is less than 60 degrees and n is the index of refraction of air (about 1).
These parameters provide a minimum resolvable spot size R corresponding to the small width of the line beam (0.07 mm). Within the preferred beam scanning rate range (50-300 mm/sec), each fixed wafer surface location spends less than about 0.5 ms near the peak temperature (e.g., 1300 degrees C).
The required level of the wafer surface peak temperature (1300 degrees C) requires a power density of about 220 kiloWatts/cm2. To reach this level, the DSA system employs a large number of 810 nm CW diode lasers focused on the same line beam image, as will be described later in this specification.
One problem recently encountered is that some annealing processes requires a longer time at or near the peak temperature (1300 degrees C), than the current dwell time of less than 0.5 ms. This dwell time may be sufficient to cause ion implanted dopant impurities to become substitutional in the semiconductor crystal lattice. However, it may be insufficient to completely cure pre-ion implantation amorphization defects. Pre-ion implantation amorphization is performed prior to ion implantation of dopant impurities to form shallow PN junctions to prevent channeling of the kinetic dopant ions through the crystal lattice below the desired junction depth. Amorphization prevents such channeling by ion bombardment of the wafer with heavier atomic species (oxygen, nitrogen, carbon), causing bombardment damage to at least partially convert the active semiconductor layer from a crystalline state to an amorphous state. The defects in the crystal are cured provided each wafer surface location has a sufficiently long dwell time near 1300 degrees C This may require a dwell time that is longer than the current 0.5 ms dwell time. Furthermore, conversion of the amorphized region back to a crystalline state essentially forms an epitaxial crystalline layer over the bulk crystalline layer, giving rise to another class of defects, namely boundary defects at the interface between the bulk crystal and the re-crystallized surface.
Such boundary defects have been found to be more persistent than the other types of defects, and require a significantly longer dwell time to completely cure or remove, as long as 2 to 3 ms near 1300 degrees C.
In order to provide such a long dwell time, the beam spot size must be enlarged, which essentially broadens the Gaussian profile of the beam intensity along the direction of scan, hereinafter referred to as the “fast axis”. Unfortunately, if the Gaussian beam profile is widened by a given factor, then the slope of the leading edge of the Gaussian beam profile is reduced by approximately the same factor. This increases the temperature rise time (and fall time), thereby subjecting each location on the wafer surface to a longer time at a lower or intermediate temperature, and thus degrading the device structure through thermal diffusion, for example. Thus, widening the beam profile along the fast axis does not appear to be possible. Therefore there is a need for a DSA process in which the boundary defects and other defects in an ion implanted wafer can be annealed without device degradation due to greater thermal diffusion.
A dynamic surface anneal apparatus for annealing a semiconductor workpiece has a workpiece support for supporting a workpiece, an optical source and scanning apparatus for scanning the optical source and the workpiece support relative to one another along a fast axis. The optical source includes an array of laser emitters arranged generally in successive rows of the emitters, the rows being transverse to the fast axis. Plural collimating lenslets overlie respective ones of the rows of emitters and provide collimation along the fast axis. The selected lenslets have one or a succession of optical deflection angles corresponding to beam deflections along the fast axis for respective rows of emitters. Optics focus light from the array of laser emitters onto a surface of the workpiece to form a succession of line beams transverse to the fast axis spaced along the fast axis in accordance with the succession of deflection angles.
Introduction:
Defects in an ion implanted wafer of the type that persist beyond a half millisecond at high temperature (1300 degrees C) are annealed or cured by providing a very long dwell time (e.g., 2-3 milliseconds) without compromising the extremely steep rising and falling edges of the Gaussian shaped line beam along the fast axis. In this way, boundary defects that are an artifact of pre-implant amorphization and post implant annealing are completely removed without incurring a corresponding penalty in thermal diffusion. All this is accomplished by focusing a first set of lasers on a first line beam image and focusing a second set of lasers on a second line beam image whose amplitude peak is displaced from the amplitude peak of the first line beam image along the direction of the fast axis (i.e., perpendicular to the length of the line beam). This displacement is preferably the width of the Gaussian profile of the line beam along the fast axis at an amplitude corresponding to half the peak amplitude of one of the two line beams. Both line beams have the same highly focused image with the minimum resolvable spot size of about 0.07 mm as before. The angle subtended between the optical paths of the two sets of lasers is less than one degree in order to achieve such a small displacement, and this angle depends upon the distance between the lasers and the wafer surface.
The net effect is the same extremely steep slope of the leading and trailing beam edges along the fast axis as with a single line beam, but with a dwell time at or near the peak temperature that is doubled from that of a single line beam. One of the laser line beams is the leading beam while the other is the trailing beam. The leading beam must raise the wafer surface temperature from about 400 degrees C to 1300 degrees C within 0.5 ms, and must therefore be of higher power density, while the trailing beam must simply maintain the wafer surface at, the elevated temperature (without increasing the temperature), and is therefore of a lesser power density.
The time-profile of the wafer surface temperature at each fixed location may be adjusted by adjusting the currents supplied to the two sets of lasers. Finer adjustment may be realized by providing a larger number of laser sets focused respectively on the corresponding number of line beams (e.g., four line beams), and programming the four current levels supplied to the four laser sets.
DSA Apparatus:
One embodiment of the DSA apparatus described in the above-referenced patent application is illustrated in the schematic orthographic representation of
Although not illustrated here, the gantry structure further includes a Z-axis stage for moving the laser light source and optics in a direction generally parallel to the fan-shaped beam 24 to thereby controllably vary the distance between the beam source 20 and the wafer 22 and thus control the focusing of the line beam 26 on the wafer 22. Exemplary dimensions of the line beam 26 include a length of 1 cm and a width of 66 microns with an exemplary power density of 220 kW/cm2. Alternatively, the beam source and associated optics may be stationary while the wafer is supported on a stage which scans it in two dimensions.
In typical operation, the gantry beams 16, 18 are set at a particular position along the fixed rails 12, 14 and the beam source 20 is moved at a uniform speed along the gantry beams 16, 18 to scan the line beams 26, 27 perpendicularly to its long dimension in a direction conveniently called the fast direction. The two line beams 26, 27 are thereby scanned from one side of the wafer 22 to the other to irradiate a 1 cm swath of the wafer 22. The line beams 26, 27 are sufficiently narrow and the scanning speed in the fast direction is sufficiently fast so that a particular area of the wafer is only momentarily exposed to the optical radiation of the line beams 26, 27 but the intensity at the peak of the line beam is sufficient to heat the surface region to very high temperatures. However, the deeper portions of the wafer 22 are not significantly heated and further act as a heat sink to quickly cool the surface region. Once the fast scan has been completed, the gantry beams 16, 18 are moved along the fixed rails 12, 14 to a new position such that the line beam 26 is moved along its long dimension extending along the slow axis. The fast scanning is then performed to irradiate a neighboring swath of the wafer 22. The alternating fast and slow scanning are repeated, perhaps in a serpentine path of the beam source 20, until the entire wafer 22 has been thermally processed.
The optics beam source 20 includes an array of lasers in order to realize the high optical power density (220 kW/cm2) required. The optical system described below focuses the beams from the array of lasers into two closely spaced parallel line beams, each of width 66 microns. One optical system that is suitable for doing this is orthographically illustrated in
Returning to
The optics beam source 20 can further include conventional optical elements. Such conventional optical elements can include an interleaver and a polarization multiplexer, although the selection by the skilled worker of such elements is not limited to such an example. In the example of
A first set of interleaved beams is passed through a half-wave plate 48 to rotate its polarization relative to that of the second set of interleaved beams. Both sets of interleaved beams are input to a polarization multiplexer (PMUX) 52 having a structure of a double polarization beam splitter. Such a PMUX is commercially available from CVI Laser Inc. First and second diagonal interface layers 54, 56 cause the two sets of interleaved beams to be reflected along a common axis from their front faces. The first interface 54 is typically implemented as a dielectric interference filter designed as a hard reflector (HR) while the second interface 56 is implemented as a dielectric interference filter designed as a polarization beam splitter (PBS) at the laser wavelength. As a result, the first set of interleaved beams reflected from the first interface layer 54 strikes the back of the second interface layer 56. Because of the polarization rotation introduced by the half-wave plate 48, the first set of interleaved beams passes through the second interface layer 56. The intensity of a source beam 58 output by the PMUX 52 is doubled from that of the either of the two sets of interleaved beams.
Although shown separated in the drawings, the interleaver 42, the half-wave plate 48, and the PMUX 52 and its interfaces 54, 56, as well as additional filters that may be attached to input and output faces are typically joined together by a plastic encapsulant, such as a UV curable epoxy, to provide a rigid optical system. There is a plastic bond between the lenslets 40 and the laser stacks 32, on which they are aligned to the bars 34. The source beam 58 is passed through a set of cylindrical lenses 62, 64, 66 to focus the source beam 58 along the slow axis.
A one-dimensional light pipe 70 homogenizes the source beam along the slow axis. The source beam, focused by the cylindrical lenses 62, 64, 66, enters the light pipe 70 with a finite convergence angle along the slow axis but substantially collimated along the fast axis. The light pipe 70, more clearly illustrated in the orthographic view of
The light pipe 70 may be tapered along its axial direction to control the entrance and exit apertures and beam convergence and divergence. The one-dimensional light pipe can alternatively be implemented as two parallel reflective surfaces corresponding generally to the upper and lower faces of the slab 72 with the source beam passing between them. The source beam output by the light pipe 70 is generally uniform.
As further illustrated in the schematic view of
Programmable Beam Profile for Dwell Time and Temperature Profile Control:
Referring to
In operation, the power density of the trailing line beam 27 may be significantly less than that of the front line beam 26. This is because the front line beam 26 must have sufficient power density to raise the temperature of the wafer surface rapidly through the lower temperature ranges where the higher thermal conductivity of the wafer makes it more difficult to heat the surface, until the wafer surface reaches the peak temperature. The trailing line beam merely maintains this temperature, which requires less power density, to avoid raising the wafer surface temperature beyond the maximum desired temperature (1300 degrees C). Therefore, as indicated in
The power density levels produced by the different groups of laser bars 34-0, 34-1, 34-2, 34-3 are independently adjustable by a laser power controller 110 that furnishes independent supply currents I0, I1, I2, I3 to the respective laser bars 34-0, 34-1, 34-2, 34-3. The laser power controller 110 therefore controls the fast axis power density profile produced by the array of lasers. While their power densities may be the same (corresponding to the power density profile of
The presently preferred power density profile of the succession of line beams is illustrated in FIG. 12A.
The next step (block 255 of
Optionally, prior to performing a DSA process employing the apparatus of
The next step (block 270) is to perform the scanning laser DSA process using multiple line beams with a configurable beam profile. A first sub-step (block 271) of this step is to rapidly raise the temperature of a newly encountered wafer surface spot (or line of spots) from an ambient temperature of 400-450 degrees C up to 1300 degrees C using the steep leading edge of the front beam 26-1 (
While the invention has been described in detail with reference to preferred embodiments, it is understood that variations and modifications thereof may be made without departing from the true spirit and scope of the invention.
This application is a continuation of U.S. application Ser. No. 11/508,781, filed Aug. 23, 2006 now U.S. Pat. No. 7,674,999 entitled FAST AXIS BEAM PROFILE SHAPING BY COLLIMATION LENSLETS FOR HIGH POWER LASER DIODE BASED ANNEALING SYSTEM, by Dean Jennings, et al.
Number | Name | Date | Kind |
---|---|---|---|
3778791 | Lewicki et al. | Dec 1973 | A |
4099875 | McMahon et al. | Jul 1978 | A |
4305640 | Cullis et al. | Dec 1981 | A |
4403318 | Nagashima et al. | Sep 1983 | A |
4647774 | Brisk et al. | Mar 1987 | A |
4710911 | Yamada et al. | Dec 1987 | A |
4730113 | Edwards | Mar 1988 | A |
5369659 | Furumoto et al. | Nov 1994 | A |
5463202 | Kurosawa et al. | Oct 1995 | A |
5861992 | Gelbart | Jan 1999 | A |
6044096 | Wolak et al. | Mar 2000 | A |
6080236 | McCulloch et al. | Jun 2000 | A |
6240116 | Lang et al. | May 2001 | B1 |
6400513 | Southwell | Jun 2002 | B1 |
6407849 | Steinblatt | Jun 2002 | B1 |
6407870 | Hurevich et al. | Jun 2002 | B1 |
6494371 | Rekow et al. | Dec 2002 | B1 |
6530687 | Suzuki et al. | Mar 2003 | B1 |
6531681 | Markle et al. | Mar 2003 | B1 |
6556352 | Wang et al. | Apr 2003 | B2 |
6717105 | Okamoto et al. | Apr 2004 | B1 |
6747245 | Talwar et al. | Jun 2004 | B2 |
6771686 | Ullman et al. | Aug 2004 | B1 |
6780692 | Tatsuki et al. | Aug 2004 | B2 |
6809012 | Yamazaki et al. | Oct 2004 | B2 |
6895164 | Saccomanno | May 2005 | B2 |
6987240 | Jennings et al. | Jan 2006 | B2 |
7005601 | Jennings | Feb 2006 | B2 |
7097709 | Okamoto et al. | Aug 2006 | B2 |
7112760 | Ishikawa et al. | Sep 2006 | B2 |
7129440 | Adams et al. | Oct 2006 | B2 |
7135392 | Adams et al. | Nov 2006 | B1 |
7250618 | Sogard et al. | Jul 2007 | B2 |
7317179 | Akins et al. | Jan 2008 | B2 |
7538948 | Muenz et al. | May 2009 | B2 |
20030196996 | Jennings et al. | Oct 2003 | A1 |
20040095983 | Whitley | May 2004 | A1 |
20040149217 | Collins et al. | Aug 2004 | A1 |
20040179807 | Tanaka | Sep 2004 | A1 |
20040188399 | Smart | Sep 2004 | A1 |
20040198028 | Tanaka et al. | Oct 2004 | A1 |
20040263986 | Brown | Dec 2004 | A1 |
20050175285 | Reynolds et al. | Aug 2005 | A1 |
20060008237 | Imade | Jan 2006 | A1 |
20060102607 | Adams et al. | May 2006 | A1 |
20060105585 | Jennings et al. | May 2006 | A1 |
20060262408 | Kato | Nov 2006 | A1 |
20080210671 | Jennings et al. | Sep 2008 | A1 |
Number | Date | Country |
---|---|---|
10339237 | Mar 2004 | DE |
0 231 794 | Aug 1987 | EP |
57099747 | Jun 1982 | JP |
200191231 | Mar 2000 | JP |
WO 03089184 | Oct 2003 | WO |
WO 2004044955 | May 2004 | WO |
Number | Date | Country | |
---|---|---|---|
20090152247 A1 | Jun 2009 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 11508781 | Aug 2006 | US |
Child | 12291002 | US |