The present invention relates to field effect transistor devices.
Field effect transistor (FET) devices including complimentary metal oxide semiconductors (CMOS) include source regions, drain regions, and gate regions of n-type and p-type devices. In some devices the nFET gates and pFET are connected in fabrication, which affects the voltage characteristics of the devices.
In one aspect of the present invention, a field effect transistor (FET) device includes a first FET including a dielectric layer disposed on a substrate, a first portion of a first metal layer disposed on the dielectric layer, and a second metal layer disposed on the first metal layer, a second FET including a second portion of the first metal layer disposed on the dielectric layer, and a boundary region separating the first FET from the second FET.
In another aspect of the present invention, a field effect transistor (FET) device includes a first FET including a dielectric layer disposed on a substrate, a first portion of a first metal layer disposed on the dielectric layer, and a second metal layer disposed on the first metal layer, a second FET including a second portion of the first metal layer disposed on the dielectric layer, and a boundary region separating the first FET from the second FET, wherein the boundary region includes a portion of the dielectric layer.
Additional features and advantages are realized through the techniques of the present invention. Other embodiments and aspects of the invention are described in detail herein and are considered a part of the claimed invention. For a better understanding of the invention with the advantages and the features, refer to the description and to the drawings.
The subject matter which is regarded as the invention is particularly pointed out and distinctly claimed in the claims at the conclusion of the specification. The forgoing and other features, and advantages of the invention are apparent from the following detailed description taken in conjunction with the accompanying drawings in which:
The formation of the boundary region 402 electrically disconnects the nMOS device 501 from the pMOS device 503. The voltage thresholds (Vt) of the devices may be effected when the devices are connected. The separation allows the voltage threshold (Vt) of each device to be tuned to design specifications.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one ore more other features, integers, steps, operations, element components, and/or groups thereof.
The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.
The diagrams depicted herein are just one example. There may be many variations to this diagram or the steps (or operations) described therein without departing from the spirit of the invention. For instance, the steps may be performed in a differing order or steps may be added, deleted or modified. All of these variations are considered a part of the claimed invention.
While the preferred embodiment to the invention had been described, it will be understood that those skilled in the art, both now and in the future, may make various improvements and enhancements which fall within the scope of the claims which follow. These claims should be construed to maintain the proper protection for the invention first described.
This is a divisional application of application Ser. No. 12/754,917, filed Apr. 6, 2010, now U.S. Pat. No. 8,435,878, which is incorporated by reference herein.
Number | Name | Date | Kind |
---|---|---|---|
5719410 | Suehiro et al. | Feb 1998 | A |
6444512 | Madhukar et al. | Sep 2002 | B1 |
6458695 | Lin et al. | Oct 2002 | B1 |
6518106 | Ngai et al. | Feb 2003 | B2 |
6790719 | Adetutu et al. | Sep 2004 | B1 |
6897095 | Adetutu et al. | May 2005 | B1 |
7074671 | Lee et al. | Jul 2006 | B2 |
7105889 | Bojarczuk, Jr. | Sep 2006 | B2 |
7122414 | Huotari | Oct 2006 | B2 |
7351632 | Visokay | Apr 2008 | B2 |
7432567 | Doris et al. | Oct 2008 | B2 |
7528024 | Colombo et al. | May 2009 | B2 |
7586159 | Lee | Sep 2009 | B2 |
7655550 | Schaeffer et al. | Feb 2010 | B2 |
7691701 | Belyansky et al. | Apr 2010 | B1 |
7863126 | Park et al. | Jan 2011 | B2 |
7999323 | Cartier et al. | Aug 2011 | B2 |
8120117 | Tsuchiya | Feb 2012 | B2 |
8435878 | Guo et al. | May 2013 | B2 |
20040238859 | Polishchuk et al. | Dec 2004 | A1 |
20040245578 | Park et al. | Dec 2004 | A1 |
20050282329 | Li | Dec 2005 | A1 |
20070090471 | Cartier | Apr 2007 | A1 |
20080217686 | Majumdar | Sep 2008 | A1 |
20090008725 | Guha | Jan 2009 | A1 |
20090108373 | Frank et al. | Apr 2009 | A1 |
20090212369 | Park et al. | Aug 2009 | A1 |
20090283838 | Park et al. | Nov 2009 | A1 |
20100155855 | Anderson et al. | Jun 2010 | A1 |
20120045892 | Sengoku | Feb 2012 | A1 |
20120098067 | Yin et al. | Apr 2012 | A1 |
Entry |
---|
Frank, Martin M. et al., “Scaling the MOSFET gate dielectric: From high-k to higher-k? (Invited Paper)” Microelectronic Engineering 86, (2009), (c) 2009 2009 Elsevier B.V., pp. 1603-1608. |
Narayanan, V. et al., “Band-Edge High-Performance High-k/Metal Gate n-MOSFETs using Cap Layers Containing Group IIA and IIIB Elements with Gate-First Processing for 45nm and Beyond”, 2006 Symposium on VLSI Technology Digest of Technical Papers, (c) 2006 IEEE, downloaded Nov. 25, 2009. |
Yu, H.Y., et al. “Transistor threshold voltage modulation by dy2O3 rare-earth oxide capping: The role of bulk dielectrics charge”, downloaded Dec. 7, 2009; (c) 2008 American Institute of Physics, Applied Physics Letters 93, 263502-263502-3 (2008). |
Number | Date | Country | |
---|---|---|---|
20120286366 A1 | Nov 2012 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 12754917 | Apr 2010 | US |
Child | 13554294 | US |