Gate fringing effect based channel formation for semiconductor device

Information

  • Patent Grant
  • 11251189
  • Patent Number
    11,251,189
  • Date Filed
    Wednesday, April 10, 2019
    5 years ago
  • Date Issued
    Tuesday, February 15, 2022
    2 years ago
Abstract
A memory device is described. Generally, the device includes a string of memory transistors, a source select transistor coupled to a first end of the string of memory transistor and a drain select transistor coupled to a second end of the string of memory transistor. Each memory transistor includes a gate electrode formed adjacent to a charge trapping layer and there is neither a source nor a drain junction between adjacent pairs of memory transistors or between the memory transistors and source select transistor or drain select transistor. In one embodiment, the memory transistors are spaced apart from adjacent memory transistors and the source select transistor and drain select transistor, such that channels are formed therebetween based on a gate fringing effect associated with the memory transistors. Other embodiments are also described.
Description
FIELD OF TECHNOLOGY

This disclosure relates generally to technical fields of semiconductor manufacturing.


BACKGROUND

A conventional NAND flash memory device 100 includes multiple NAND strings of memory transistors. FIG. 1 illustrates two NAND strings of the conventional NAND flash memory device 100. To program a memory transistor 102, a selected bitline 1 is grounded by passing a bitline select voltage 104 of 0 volt through the drain of a drain select (DS) transistor 1 to a node of the memory transistor 102, while a bitline 2 and the rest of the bitlines are self boosted by coupling to a programming voltage 118 and/or a pass voltage 120 to inhibit the programming. A drain select (DS) line 108 and a source select (SS) line 110 are coupled to a node of a DS voltage 112 and to a node of a SS voltage 114, respectively. The supply voltage of the DS line 108 turns on the DS transistor 1 and maintains the connection of the bitline 1 to the bitline select voltage 104, but it turns off the DS transistor 2, thus disconnecting the bitline 2 from the bitline unselect voltage 106. The SS voltage 114 coupled to the SS line 110 turns off both the SS transistor 1 and the SS transistor 2, thus isolating the two bitlines from a node of a common source voltage 116 during the programming.


Furthermore, a wordline N coupled to the control gate of the memory transistor 102 is applied by the programming voltage 118 of 18 volts while the unselected wordlines are applied by the pass voltage 120 of 11 volts. Since the channel of the bitline 1 is coupled to the bitline select voltage 104 of 0 volt, it is maintained at the channel voltage of 0 volt, whereas the channel potential of the bitline 2 is coupled up by the programming voltage 118 and/or the pass voltage 120. For example, with the pass voltage 120 of 11 volts being supplied to the unselected wordlines, the channel voltage of the bitline 2 may range between 6 to 9 volts.


Before the programming takes place, the threshold voltage of the cell 102 is about −2 volt. When the programming voltage 118 is applied, the high voltage of the programming voltage 118 causes the tunneling of electrons from the silicon substrate of the memory transistor 102 to the charge trap layer of the memory transistor 102, thus increasing the threshold voltage to a positive voltage of 1 volt, whereas the voltage differential between the silicon substrate and the floating gate of each unselected cell is not large enough to cause the change in the threshold voltage of its respective transistor.



FIG. 2 illustrates an exploded view of a portion of the bitline 2 viewed across Y-direction which includes the SS transistor 2, a memory transistor 122 (e.g., coupled to an edge wordline, such as the wordline N), and a memory transistor 124. The SS transistor 2 controls the bitline 2 for connecting to a common source 202. Furthermore, the SS transistor 2 is 200 nm in size, the transistors 90 nm in size, and the channels 100 nm in size. The boosted junction potential between the SS transistor 2 and the memory transistor 122 may range between 6 and 9 volts, where the gate of the SS transistor 2 is grounded. Provided that the channel voltage for unselected bitline 2 being 6 to 9 volts, the gate voltage of the memory transistor 122 being 18 volts, and the gate voltage of the SS transistor 2 being 0 volt, there is a great disturbance with the band-to-band tunneling of the memory transistor 122. That is, the memory transistor 122 is disturbed by an electron hole pair (EHP) generation due to a gate induced drain junction leakage (GDIL) current.


The GIDL current arises in a high electric field under a gate-junction overlap region and a low gate to drain bias. The GIDL current occurs when current flows from the junction 204 in direction to the substrate 208 under the gate-junction overlap region, such as the overlap region of the gate of the SS transistor 2 and the junction 204. The GIDL is due to the formation of the depletion region and the region's high electric field in presence of the low or negative bias in the gate of the SS transistor 2 (e.g., 0 volt), and the positive bias in the junction 204 of the cell 122 (e.g., 6 to 9 volts). In the overlap gate-junction region, the high electric field creates electron-hole pairs (EHPs) where electrons through the barrier height are collected by the junction 204, and the holes (e.g., a hole 210) are collected by the substrate 208. When the electrons (e.g., an electron 212) generated due to the GIDL jump on a charge trapping layer 214 of the memory transistor 122, the electrons may program the memory transistor 122, which is not selected for programming, thus resulting in a programming error.


As the chip size gets smaller, the smaller channel length may create a short channel effect where the drain voltage of each transistor in the chip has more effect on the drain current than the gate to source voltage has. Accordingly, the short channel effect may contribute to the occurrence of the programming error due to the GIDL, which is another obstacle to the industry's effort for scaling down the chip size.


SUMMARY

This summary is provided to introduce a selection of concepts in a simplified form that are further described below in the detailed description. This summary is not intended to identify key features or essential features of the claimed subject matter, nor is it intended to be used to limit the scope of the claimed subject matter.


An embodiment described in the detailed description is directed to a NAND flash memory device which comprises multiple NAND strings of memory transistors, with each one of the memory transistors including a charge trapping layer and a gate electrode formed on the charge trapping layer, where the memory transistors are formed close to each other to form a channel between an adjacent pair of the memory transistors based on a gate fringing effect associated with the adjacent pair of the memory transistors.


Another embodiment described in the detailed description is directed to a method for forming a NAND string of memory transistors which comprises forming multiple charge trapping layers on a semiconductor substrate, and forming respective gate electrodes on the charge trapping layers, where the memory transistors are formed close to each other to form a channel between an adjacent pair of the memory transistors based on a gate fringing effect associated with the adjacent pair of the memory transistors.


As illustrated in the detailed description, other embodiments pertain to devices and methods that provide an improved fabrication process of a NAND flash memory device, and in particular, an omission of drain and source region formation from the conventional methods of fabricating the NAND flash memory device. By forming memory transistors of the NAND flash memory device sufficiently close to each other, the channels between adjacent pairs of the memory transistors can be formed based on gate fringing effects of their gate electrodes. As a result, the fabrication process of the NAND flash memory device can be simplified significantly. In addition, since there is neither source nor drain region formed in the NAND flash memory device, the programming error due to the GIDL current can be eliminated. Furthermore, since there is no need to worry about the short channel effect with the elimination of the junction region in the device, the NAND flash memory device can be further scaled down.





BRIEF DESCRIPTION OF THE DRAWINGS

Example embodiments are illustrated by way of example and not limitation in the figures of the accompanying drawings, in which like references indicate similar elements and in which:



FIG. 1 illustrates two NAND strings of the conventional NAND flash memory device.



FIG. 2 illustrates an exploded view of a NAND string of the conventional NAND flash memory device of FIG. 1.



FIG. 3 illustrates an exploded view of a NAND string of an exemplary NAND flash memory device, according to one embodiment.



FIGS. 4(A) and 4(B) illustrate process steps for fabricating the NAND string of FIG. 3, according to one embodiment.



FIG. 5 is a process flow chart for forming a NAND string of an exemplary NAND flash memory device, according to one embodiment.





Other features of the present embodiments will be apparent from the accompanying drawings and from the detailed description that follows.


DETAILED DESCRIPTION

Reference will now be made in detail to the preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with the preferred embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the claims. Furthermore, in the detailed description of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be obvious to one of ordinary skill in the art that the present invention may be practiced without these specific details. In other instances, well known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the present invention.


Some portions of the detailed descriptions that follow are presented in terms of procedures, logic blocks, processing, and other symbolic representations for fabricating semiconductor devices. These descriptions and representations are the means used by those skilled in the art of semiconductor device fabrication to most effectively convey the substance of their work to others skilled in the art. A procedure, logic block, process, etc., is herein, and generally, conceived to be a self-consistent sequence of steps or instructions leading to a desired result. The steps are those requiring physical manipulations of physical quantities. Unless specifically stated otherwise as apparent from the following discussions, is appreciated that throughout the present application, discussions utilizing terms such as “forming,” “performing,” “producing,” “depositing,” or “etching,” or the like, refer to actions and processes of semiconductor device fabrication.


Briefly stated, other embodiments pertain to devices and methods that provide an improved fabrication process of a NAND flash memory device, and in particular, an omission of drain and source region formation from the conventional methods of fabricating the NAND flash memory device. By forming memory transistors of the NAND flash memory device sufficiently close to each other, the channels between adjacent ones of the memory transistors can be formed based on gate fringing effects of their gate electrodes. As a result, the fabrication process of the NAND flash memory device can be simplified significantly. In addition, since there is neither a source nor a drain region formed in the NAND flash memory device, the programming error due to the GIDL current can be eliminated. Furthermore, since there is no need to worry about the short channel effect with the elimination of the junction region in the device, the NAND flash memory device can be further scaled down.



FIG. 3 illustrates an exploded view of a NAND string of an exemplary NAND flash memory device, according to one embodiment. The NAND flash memory device includes multiple NAND strings (e.g., bitlines) of memory transistors, and each memory transistor (e.g., a memory transistor 302, a memory transistor 308, etc.) includes a charge trapping layer (e.g., a charge trapping layer 304, a charge trapping layer 310, etc.) and a gate electrode (e.g., a gate electrode 306, a gate electrode 312, etc.) formed on the charge trapping layer. In one embodiment, the memory transistors (e.g., a memory transistor 302, a memory transistor 308, etc.) are formed close to each other such that a channel (e.g., a channel 314) is formed between an adjacent pair of the memory transistors based on a gate fringing effect associated with the adjacent pair of the memory transistors. It is appreciated that the gate fringing effect is an electric field leakage through a periphery of the gate electrode (e.g., the gate electrode 306, the gate electrode 312, etc.) of each memory transistor. This effect becomes greater as the size of the NAND flash memory device becomes smaller.


Therefore, since the NAND flash memory device can form the channel between the adjacent memory transistors using the gate fringing effect, there is no need to form a source or a drain. In FIG. 3, the memory transistors are separated from each other by approximately 40 nanometers. In an alternative embodiment, the memory transistors can be separated from each other by less than 40 nanometers. As a result, the NAND flash memory device can be scaled down significantly without affecting its operation.


Similar to the NAND flash memory device 100 of FIG. 1, a source select line is coupled to each one of the multiple NAND strings of memory transistors, where the source select line comprises a source select transistor (e.g., a SS transistor 316) with a select gate at each intersection of the multiple NAND strings and the source select line. In addition, the source select transistor 316 and an adjacent memory transistor (e.g., the memory transistor 302) are formed close to each other such that a first channel 318 is formed between the source select transistor 316 and the adjacent memory transistor based on gate fringing effect associated with the source select transistor 316 and the adjacent memory transistor. The source select transistor 316 and the adjacent memory transistor are separated by approximately 40 nanometers or less.


It is appreciated that since there is neither source nor drain formed in the semiconductor substrate of the NAND flash memory device as illustrated in FIG. 3, there is no overlap region of the gate of the SS transistor 316 and the junction. Thus, no GIDL current is generated in the vicinity of the SS transistor 316. Therefore, there is no disturbance due to an electron hole pair (EHP) generation since there is no GDIL current. Accordingly, the occurrence of a programming error to the adjacent memory transistor (e.g., the memory transistor 302) can be eliminated since there is no EHP generation which causes the phenomenon.



FIGS. 4(A) and 4(B) illustrate process steps for fabricating the NAND string of FIG. 3, according to one embodiment. In FIG. 4(A), a tunneling layer such as a tunnel oxide film 404 is formed on a semiconductor substrate 402. Next, a charge trap layer such as nitride film 406 is formed on the tunnel oxide film 404. Then, a top blocking layer such as a top oxide film 408 is formed on the nitride film 406. For example, the tunnel oxide film 404, the nitride film 406, and the top oxide film 408 form a charge trapping layer or a floating gate of a NAND flash memory device. Furthermore, a polysilicon film 412 or metal film is formed on the top oxide film 408 as a gate electrode.



FIG. 4(B) illustrates memory transistors (e.g., a memory transistor 414, a memory transistor 420, etc.) and a source select transistor 426 formed on the NAND string. It is appreciated that the memory transistors and the source select transistors 426 may be formed by a variety of masking and/or etching techniques. Each memory transistor includes a charge trapping layer (e.g., a charge trapping layer 416, a charge trapping layer 422, etc.) and a gate electrode (e.g., a gate electrode 418, a gate electrode 424, etc.) formed on the charge trapping layer. In one embodiment, the memory transistors comprise neither a source nor a drain since a channel between the memory transistors can be formed based on a gate fringing effect associated with the memory transistors. In order to form the channel based on the gate fringing effect, the memory transistors need to be sufficiently close to each other. In one exemplary implementation, the memory transistors are separated by approximately 40 nanometers. In another exemplary implementation, the adjacent ones of the memory transistors are separated by less than 40 nanometers. It is appreciated that the fabrication process illustrated in FIGS. 4(A) and 4(B) is significantly simpler than the conventional fabrication techniques since steps for forming diffusion regions serving as a source region and/or a drain region, such as implanting impurities in the semiconductor substrate, can be eliminated.


In one embodiment, similar to FIG. 1, the source select transistor 426 having a select gate is formed next to a memory transistor (e.g., the memory transistor 414). In addition, the source select transistor 426 and the memory transistor are formed close to each other such that a first channel is formed between the source select transistor 426 and the adjacent memory transistor based on a gate fringing effect associated with the source select transistor 426 and the adjacent memory transistor. In one exemplary implementation, the source select transistor 426 and the adjacent memory transistor are separated by approximately 40 nanometers. In another exemplary implementation, the source select transistor 426 and the adjacent memory transistor are separated by less than 40 nanometers. It is appreciated the space between the source select transistor 426 and the adjacent memory transistor may be same as the space between the adjacent pair of the memory transistors (e.g., the memory transistor 414, the memory transistor 420, etc.) to simplify the fabrication process of the NAND flash memory device.



FIG. 5 is a process flow chart for forming a NAND string of an exemplary NAND flash memory device, according to one embodiment. In operation 502, multiple charge trapping layers are formed on a semiconductor substrate. In operation 504, respective gate electrodes are formed on the charge trapping layers, where the memory transistors are formed close to each other such that a channel is formed between an adjacent pair of the memory transistors based on a gate fringing effect associated with the adjacent pair of the memory transistors. In addition, a select line coupled to the NAND string of memory transistors is formed, where the source select line comprises a source select transistor with a select gate at an intersection of the NAND string of memory transistors and the source select line.


The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.

Claims
  • 1. A device comprising: a base layer;a first memory transistor comprising: a first gate electrode; anda first charge trapping layer disposed between the base layer and the first gate electrode; anda second memory transistor comprising: a second gate electrode; anda second charge trapping layer disposed between the base layer and the second gate electrode;a source select transistor comprising: a source select gate electrode;wherein the source select transistor, the first memory transistor and the second memory transistor are disposed in a NAND string;wherein the source select transistor is at one end of the NAND string, the first memory transistor is adjacent to the source select transistor and the second memory transistor is adjacent to the first memory transistor;wherein the first memory transistor and second memory transistor are separated by a first width, the first width forming a first channel between the first memory transistor and the second memory transistor, and the first channel is formed in a region of the base layer with no implanted impurities in the base layer between the first memory transistor and the second memory transistor;wherein the first memory transistor does not include a diffusion region serving as a source or a drain;wherein the second memory transistor does not include a diffusion region serving as a source or a drain;wherein the first channel does not include a diffusion region;wherein the first memory transistor and source select transistor are separated by a second width, the second width forming a second channel between the first memory transistor and the source select transistor, and the second channel is formed in a region of the base layer with no implanted impurities in the base layer between the first memory transistor and the source select transistor;wherein the source select transistor does not include a diffusion region serving as a source or a drain;wherein the second channel does not include a diffusion region;wherein the first channel serves as a first source region, a first drain region, or a combination thereof; andwherein the second channel serves as a second source region, a second drain region, or a combination thereof.
  • 2. The device of claim 1: wherein the base layer comprises a semiconductor layer; andwherein the first channel is formed in a first region of the semiconductor layer between the first memory transistor and the second memory transistor.
  • 3. The device of claim 1, wherein the first width is less than 40 nanometers.
  • 4. The device of claim 1, wherein the first width enables forming the first channel based on a gate fringing effect associated with the first memory transistor and the second memory transistor.
  • 5. The device of claim 4: wherein the first charge trapping layer comprises: a first oxide film;a first charge trap layer or a first charge trap layer stack; anda second oxide film;wherein the second charge trapping layer comprises: a third oxide film;a second charge trap layer or a second charge trap layer stack; and a fourth oxide film; andwherein the first charge trap layer or the first charge trap layer stack is disposed between the first oxide film and the second oxide film and the second charge trap layer or the second charge trap layer stack is disposed between the third oxide film and the fourth oxide film.
  • 6. The device of claim 5, wherein the first charge trap layer is a first nitride film or a nitride film stack and the second charge trap layer is a second nitride film or a nitride film stack.
  • 7. The device of claim 6, wherein the first gate electrode comprises a first metal or a poly silicon film and the second gate electrode comprises a second metal or a polysilicon film.
  • 8. The device of claim 1, wherein the first charge trapping layer is a first floating gate of a NAND flash memory device and the second charge trapping layer is a second floating gate of the NAND flash memory device.
  • 9. The device of claim 1: wherein the base layer comprises a semiconductor layer;wherein the first channel is formed in a first region of the semiconductor layer between the first memory transistor and the second memory transistor; andwherein the second channel is formed in a second region of the semiconductor layer between the first memory transistor and the source select transistor.
  • 10. The device of claim 1, wherein the first width is less than 40 nanometers and the second width is less than 40 nanometers.
  • 11. The device of claim 1: wherein the first width enables forming the first channel based on a gate fringing effect associated with the first memory transistor and the second memory transistor; andwherein the second width enables forming the second channel based on a gate fringing effect associated with the first memory transistor and the source select transistor.
  • 12. The device of claim 1, wherein the first width and the second width are approximately equal.
  • 13. The device of claim 1, further comprising: a drain select transistor comprising: a drain select gate electrode; anda drain select charge trapping layer disposed between a semiconductor layer and the drain select gate electrode;a third memory transistor comprising: a third gate electrode; anda third trapping layer disposed between the semiconductor layer and the third gate electrode;wherein the third memory transistor and the drain select transistor are disposed in the NAND string;wherein the drain select transistor is at the other end of the NAND string and the third memory transistor is adjacent to the drain select transistor;wherein the third memory transistor and drain select transistor are separated by a third width, the third width being sufficiently small to enable forming a third channel between the third memory transistor and the drain select transistor;wherein the third channel does not include a diffusion region; andwherein the third channel serves as a third source region, a third drain region, or a combination thereof.
  • 14. The device of claim 13, wherein the first width, the second width and the third width are approximately equal.
  • 15. The device of claim 14, wherein the first width, the second width and the third width are less than 40 nanometers.
  • 16. The device of claim 15, wherein the first channel is formed based on a gate fringing effect associated with the first memory transistor and the second memory transistor, the second channel is formed based on a gate fringing effect associated with the first memory transistor and the source select transistor, and the third channel is formed based on a gate fringing effect associated with the third memory transistor and the drain select transistor.
  • 17. A NAND flash memory device comprising: a plurality of NAND strings of memory transistors, the plurality of NAND strings of memory transistors comprising a first NAND string of memory transistors; anda source select line;the first NAND string of memory transistors comprising a base layer, a source select transistor, a first memory transistor, a second memory transistor, and a third memory transistor;the first memory transistor comprising: a first gate electrode; anda first charge trapping layer disposed between the base layer and the first gate electrode; andthe second memory transistor comprising: a second gate electrode; anda second charge trapping layer disposed between the base layer and the second gate electrode;the source select transistor electrically connected to the source select line comprising: a source select gate electrode; anda source select charge trapping layer disposed between the base layer and the source select gate electrode;wherein the source select transistor is at one end of the first NAND string of memory transistors, the first memory transistor is adjacent to the source select transistor and the second memory transistor is adjacent to the first memory transistor;wherein the first memory transistor and second memory transistor are separated by a first width, the first width forming a first channel between the first memory transistor and the second memory transistor, and the first channel is formed in a region of the base layer with no implanted impurities in the base layer between the first memory transistor and the second memory transistor;wherein the first memory transistor does not include a diffusion region serving as a source or a drain;wherein the second memory transistor does not include a diffusion region serving as a source or a drain;wherein the first channel does not include a diffusion region;wherein the first memory transistor and source select transistor are separated by a second width, the second width forming a second channel between the first memory transistor and the source select transistor, and the second channel is formed a region of the base layer with no implanted impurities in the base layer between the first memory transistor and the source select transistor;wherein the third memory transistor does not include a diffusion region serving as a source and/or a drain;wherein the source select transistor does not include a diffusion region serving as a source or a drain;wherein the second channel does not include a diffusion region;wherein the first channel serves as a first source region, a first drain region, or a combination thereof; and wherein the second channel serves as a second source region, a second drain region, or a combination thereof.
  • 18. The device of claim 17: wherein the base layer comprises a semiconductor layer;wherein the first channel is formed in a first region of the semiconductor layer between the first memory transistor and the second memory transistor; andwherein the second channel is formed in a second region of the semiconductor layer between the first memory transistor and the source select transistor.
  • 19. The device of claim 17, wherein the first width is less than 40 nanometers and the second width is less than 40 nanometers.
  • 20. The device of claim 17, wherein the first width enables forming the first channel based on a gate fringing effect associated with the first memory transistor and the second memory transistor; and the second width enables forming the second channel based on a gate fringing effect associated with the first memory transistor and the source select transistor.
  • 21. The device of claim 17, wherein the first charge trapping layer is a first floating gate of a NAND flash memory device, the second charge trapping layer is a second floating gate of the NAND flash memory device, and the source select charge trapping layer is a third floating gate of the NAND flash memory device.
  • 22. The device of claim 21: wherein the first charge trapping layer comprises: a first oxide film;a first charge trap layer or a first charge trap layer stack; anda second oxide film;wherein the second charge trapping layer comprises: a third oxide film;a second charge trap layer or a second charge trap layer stack; anda fourth oxide film; andwherein the first charge trap layer is disposed between the first oxide film and the second oxide film, the second charge trap layer is disposed between the third oxide film and the fourth oxide film.
  • 23. The device of claim 22, wherein the first charge trap layer is a first nitride film, the second charge trap layer is a second nitride film, and the third charge trap layer is a third nitride film.
  • 24. The device of claim 23, wherein the first gate electrode comprises a first metal or a poly silicon film, and the second gate electrode comprises a second metal or a poly silicon film.
CROSS-REFERENCE TO RELATED APPLICATION

This application is a continuation of U.S. patent application Ser. No. 15/403,422, filed on Jan. 11, 2017, which is a continuation of U.S. patent application Ser. No. 14/179,316, filed on Feb. 12, 2014, now U.S. Pat. No. 9,570,458, issued on Feb. 14, 2017, which is a divisional of U.S. patent application Ser. No. 12/368,023, filed on Feb. 9, 2009, now U.S. Pat. No. 8,692,310, issued on Apr. 8, 2014, all of which are incorporated by reference herein in their entirety.

US Referenced Citations (252)
Number Name Date Kind
5677556 Endoh Oct 1997 A
6114182 Tabara Sep 2000 A
6117725 Huang Sep 2000 A
6175522 Fang Jan 2001 B1
6242303 Wang et al. Jun 2001 B1
6249454 Sung et al. Jun 2001 B1
6255173 Jang Jul 2001 B1
6281092 Ahmad Aug 2001 B1
6313497 Iwasa Nov 2001 B1
6326661 Dormans et al. Dec 2001 B1
6338993 Lien Jan 2002 B1
6338998 Wang et al. Jan 2002 B1
6376358 Fischer et al. Apr 2002 B1
6385090 Kitazaki May 2002 B1
6395590 Leu May 2002 B1
6426256 Chen Jul 2002 B1
6429479 Han et al. Aug 2002 B1
6451653 Maurelli Sep 2002 B2
6462585 Bernstein et al. Oct 2002 B1
6486050 Lee Nov 2002 B1
6487117 Choi et al. Nov 2002 B1
6501147 Vajana et al. Dec 2002 B1
6521934 Yasuda Feb 2003 B2
6521957 Patelmo et al. Feb 2003 B2
6528414 Kasuya Mar 2003 B1
6576517 Patelmo et al. Jun 2003 B1
6579757 Kim et al. Jun 2003 B2
6650566 Jeong et al. Nov 2003 B2
6661707 Choi et al. Dec 2003 B2
6699754 Huang Mar 2004 B2
6720613 Chang Apr 2004 B1
6727544 Endoh Apr 2004 B2
6734106 Chung et al. May 2004 B2
6774428 Hung et al. Aug 2004 B1
6783997 Rotondaro et al. Aug 2004 B2
6797570 Shin et al. Sep 2004 B2
6800515 Piazza Oct 2004 B2
6888773 Morimoto May 2005 B2
6891754 Jeong et al. May 2005 B2
6898120 Natori May 2005 B2
6936885 Shin et al. Aug 2005 B2
6977842 Nazarian Dec 2005 B2
6995410 Hosono et al. Feb 2006 B2
7002845 Nakamura et al. Feb 2006 B2
7009244 Jenq et al. Mar 2006 B2
7009888 Masuoka et al. Mar 2006 B2
7015540 Ishii et al. Mar 2006 B2
7031194 Inoue Apr 2006 B2
7061275 Wang Jun 2006 B2
7064031 Shih Jun 2006 B2
7091522 Lee et al. Aug 2006 B2
7105888 Yoshino Sep 2006 B2
7118968 Hsieh Oct 2006 B2
7118972 Shinohara et al. Oct 2006 B2
7148538 Forbes Dec 2006 B2
7157771 Forbes Jan 2007 B2
7161833 Hemink Jan 2007 B2
7187029 Sugita et al. Mar 2007 B2
7190024 Kang et al. Mar 2007 B2
7196930 Han et al. Mar 2007 B2
7208419 Jin et al. Apr 2007 B2
7217621 Chen et al. May 2007 B2
7223659 Shin et al. May 2007 B2
7232722 Van Houdt et al. Jun 2007 B2
7238571 Tokuno Jul 2007 B1
7247907 Gao et al. Jul 2007 B2
7285816 Bonanomi Oct 2007 B2
7303964 Shiraiwa et al. Dec 2007 B2
7319611 Wu et al. Jan 2008 B2
7320931 Thomas et al. Jan 2008 B2
7326988 Yamamoto Feb 2008 B2
7339239 Forbes Mar 2008 B2
7348245 Shinohara et al. Mar 2008 B2
7369436 Forbes May 2008 B2
7378336 Chan et al. May 2008 B2
7385249 Yang Jun 2008 B2
7397080 Wong et al. Jul 2008 B2
7402492 Jeon et al. Jul 2008 B2
7410872 Maurelli Aug 2008 B2
7411241 Kim et al. Aug 2008 B2
7416940 Torii Aug 2008 B1
7419870 Shin Sep 2008 B2
7432183 Lim et al. Oct 2008 B2
7432206 Lung Oct 2008 B2
7435637 Doyle Oct 2008 B2
7449744 Yu et al. Nov 2008 B1
7457156 Nazarian Nov 2008 B2
7459390 Niimi et al. Dec 2008 B2
7466590 Hemink et al. Dec 2008 B2
7473963 Kim et al. Jan 2009 B2
7485530 Yeh Feb 2009 B2
7489010 Takeuchi Feb 2009 B2
7491622 Turner et al. Feb 2009 B2
7495267 Lee et al. Feb 2009 B2
7495282 Orimoto et al. Feb 2009 B2
7510929 Chen Mar 2009 B2
7521348 Kwon et al. Apr 2009 B2
7521364 Chen Apr 2009 B2
7544566 Yu et al. Jun 2009 B2
7544984 Forbes et al. Jun 2009 B2
7547941 Chen Jun 2009 B2
7547949 Juengling Jun 2009 B2
7550353 Lee et al. Jun 2009 B2
7582529 Matamis et al. Sep 2009 B2
7601591 Hwang et al. Oct 2009 B2
7608882 Lung et al. Oct 2009 B2
7615820 Yuan Nov 2009 B2
7623389 Lee et al. Nov 2009 B2
7626226 Govoreanu Dec 2009 B2
7633803 Lee Dec 2009 B2
7638402 Nandakumar et al. Dec 2009 B2
7642160 Mokhlesi Jan 2010 B2
7646641 Chen et al. Jan 2010 B2
7652340 Lee et al. Jan 2010 B2
7663177 Lin et al. Feb 2010 B2
7666800 Marokkey et al. Feb 2010 B2
7675779 Kim et al. Mar 2010 B2
7687307 Lung Mar 2010 B2
7691689 Jang et al. Apr 2010 B2
7696552 Youn et al. Apr 2010 B2
7701771 Jeong et al. Apr 2010 B2
7709836 Knott et al. May 2010 B2
7709884 Schuler et al. May 2010 B2
7713854 Chen et al. May 2010 B2
7714372 Kim May 2010 B2
7736959 Fazan Jun 2010 B2
7745285 Mokhlesi Jun 2010 B2
7749854 Lung Jul 2010 B2
7750415 Zhu Jul 2010 B2
7759719 Wang Jul 2010 B2
7767588 Luo et al. Aug 2010 B2
7772060 Jumpertz et al. Aug 2010 B2
7785993 Pawlak et al. Aug 2010 B2
7787277 Nakamura et al. Aug 2010 B2
7795119 Lo et al. Sep 2010 B2
7807529 Purayath et al. Oct 2010 B2
7816270 Park et al. Oct 2010 B2
7816723 Klinger et al. Oct 2010 B2
7824994 Prall et al. Nov 2010 B2
7825398 Happ et al. Nov 2010 B2
7825462 Tang et al. Nov 2010 B2
7834388 Yu et al. Nov 2010 B2
7842536 Lung Nov 2010 B2
7843015 Chiu et al. Nov 2010 B2
7846843 Chung et al. Dec 2010 B2
7847341 Chen et al. Dec 2010 B2
7851847 Hong Dec 2010 B2
7858472 Yuan et al. Dec 2010 B2
7859050 Juengiing Dec 2010 B2
7863655 Lung Jan 2011 B2
7867815 Lung et al. Jan 2011 B2
7884342 Lung Feb 2011 B2
7888203 Lee et al. Feb 2011 B2
7888210 Purayath et al. Feb 2011 B2
7889557 Park Feb 2011 B2
7893418 Lung Feb 2011 B2
7897954 Lee et al. Mar 2011 B2
7898019 Keller et al. Mar 2011 B2
7902589 Ho et al. Mar 2011 B2
7907448 Suh et al. Mar 2011 B2
7910434 Chien et al. Mar 2011 B2
7910906 Lung Mar 2011 B2
7910974 Utsuno Mar 2011 B2
7915664 Chien et al. Mar 2011 B2
7919413 Chen Apr 2011 B2
7919799 Shinkawata Apr 2011 B2
7919829 Trivedi et al. Apr 2011 B2
7936005 Okamura May 2011 B2
7939451 Tsai et al. May 2011 B2
7943452 Li et al. May 2011 B2
7944023 Cao May 2011 B2
7944749 Lee et al. May 2011 B2
7960803 Ahn et al. Jun 2011 B2
7977729 Watanabe et al. Jul 2011 B2
7989914 Borot et al. Aug 2011 B2
8008114 Lung et al. Aug 2011 B2
8026535 Wakagi et al. Sep 2011 B2
8030160 Orimoto et al. Oct 2011 B2
8030634 Lung et al. Oct 2011 B2
8039348 Juengling Oct 2011 B2
8044452 Koji et al. Oct 2011 B2
8063433 Ishimaru et al. Nov 2011 B2
8072023 Wang Dec 2011 B1
8084353 Chen Dec 2011 B2
8088664 Haussmann et al. Jan 2012 B2
8097487 Lung Jan 2012 B2
8101992 Forbes Jan 2012 B2
8105909 Joo et al. Jan 2012 B2
8110507 Park Feb 2012 B2
8119481 Lai et al. Feb 2012 B2
8120101 Tang et al. Feb 2012 B2
8138526 Wilson et al. Mar 2012 B2
8174062 Ashida May 2012 B2
8183613 Jeong et al. May 2012 B2
8188533 Forbes May 2012 B2
8188536 Liu et al. May 2012 B2
8222071 Lung Jul 2012 B2
8223549 Aritome et al. Jul 2012 B2
8227355 Hori Jul 2012 B2
8243518 Oh et al. Aug 2012 B2
8252646 Figura et al. Aug 2012 B2
8259503 Park et al. Sep 2012 B2
8278156 Pierrat Oct 2012 B2
8283253 Yaegashi et al. Oct 2012 B2
8293613 Park et al. Oct 2012 B2
8318569 Lee Nov 2012 B2
8383495 Murphy et al. Feb 2013 B2
8426272 Yoon et al. Apr 2013 B2
8456918 Oh et al. Jun 2013 B2
8471295 Lee Jun 2013 B2
8471307 Khamankar et al. Jun 2013 B2
8488381 Kim et al. Jul 2013 B2
8492813 Shinkawata Jul 2013 B2
8519466 Forbes et al. Aug 2013 B2
8546152 Orimoto et al. Oct 2013 B2
8546215 Haller et al. Oct 2013 B2
8546251 Sachan et al. Oct 2013 B1
8609487 Natori et al. Dec 2013 B2
8685859 Werner et al. Apr 2014 B2
8692310 Suh Apr 2014 B2
8717819 Aritome et al. May 2014 B2
8735297 Kurjanowicz May 2014 B2
8735963 Wang et al. May 2014 B2
8759170 Forbes et al. Jun 2014 B2
8766410 Cai et al. Jul 2014 B2
8772840 Juengling Jul 2014 B2
8796770 Okhonin Aug 2014 B2
8824209 Kim et al. Sep 2014 B2
8877589 Hanson et al. Nov 2014 B2
8878282 Yaegashi Nov 2014 B2
8916912 Juengling Dec 2014 B2
8937340 Lue et al. Jan 2015 B2
8963226 Okazaki et al. Feb 2015 B2
9070791 Barrows et al. Jun 2015 B2
9082829 Wells Jul 2015 B2
9214525 Chen Dec 2015 B2
RE45832 Maeda et al. Jan 2016 E
9331180 Utsuno May 2016 B2
9437431 Trefonas, III et al. Sep 2016 B2
9449693 Widjaja et al. Sep 2016 B2
9460924 Maszara et al. Oct 2016 B2
9570458 Suh Feb 2017 B2
9583204 Kim Feb 2017 B2
9960258 Hu May 2018 B2
20060138563 Park et al. Jun 2006 A1
20070205445 Park et al. Sep 2007 A1
20080117683 Hemink May 2008 A1
20080135912 Lee Jun 2008 A1
20080259688 Kim Oct 2008 A1
20080273389 Aritome Nov 2008 A1
20080318381 Matamis Dec 2008 A1
20090103371 Goda Apr 2009 A1
Foreign Referenced Citations (29)
Number Date Country
10246175 Aug 2006 DE
102009023789 Dec 2009 DE
102007031278 Aug 2012 DE
102009052705 May 2016 DE
1181694 Dec 2004 EP
1513160 Jan 2007 EP
1308962 Mar 2008 EP
1777708 May 2008 EP
1829044 Nov 2008 EP
1636803 Dec 2008 EP
1538633 Mar 2010 EP
1552529 Nov 2010 EP
1573745 Dec 2010 EP
1884956 Mar 2012 EP
2264756 Aug 2012 EP
1579479 Mar 2013 EP
1514309 Nov 2013 EP
2290642 Dec 2015 EP
1416540 Sep 2016 EP
1974383 Oct 2016 EP
3413351 Dec 2018 EP
4969748 Jul 2012 JP
100843713 Jul 2008 KR
101535227 Jul 2015 KR
I392063 Apr 2013 TW
I405243 Aug 2013 TW
I405244 Aug 2013 TW
I406360 Aug 2013 TW
I408752 Sep 2013 TW
Related Publications (1)
Number Date Country
20190319035 A1 Oct 2019 US
Divisions (1)
Number Date Country
Parent 12368023 Feb 2009 US
Child 14179316 US
Continuations (2)
Number Date Country
Parent 15403422 Jan 2017 US
Child 16380209 US
Parent 14179316 Feb 2014 US
Child 15403422 US