"Present State and Trends in Test-Aids and Self-Testing for Very Large Scale integrated memory circuits" (In Nachr.tech. Elektron, East Germany); vol. 40, No. 1, Abstract, 1990, 1 reference Weisse, S. |
"Computer aided repairs to memory circuits" (In Nachr. tech. Elektron. (East Germany) ); Steinfuhrer, H.; Kostner, R.; Nachr.tech. Elektron. (East Germany), vol. 37, No. 10, Abstract 1987, 17 ref. |
"The Dilemma of Testing DRAM Boards"; David Ruedy and Tony Kakani; 3 pages; Electronic Test. |
"Chip Level Test Improvements Using CrossCheck Gate-Array Devices;" Mike Fertsch, Raytheon Microelectronics Center, Andover MA 01810; 5 pages; Electro /92; Conferemce Record, Hynes Convention Center, Boston, MA, May 12-14-1992. |
"Design and Application of Semiconductor Memory Test Hardware"; Arthur A. Shaw, GTE Automatic Electric Laboratories; Apr. 1976; pp. 65-66 and 69-79. |
"A Novel Built-In Self-Repair Approach to VLSI Memory Yield Enhancement"; P. Mazumder and J. S. Yih; Department of Electrical Engineering and Computer Science, The University of Michigan, Ann Abor, MI 48109; 9 pages; 1990 International Text Conference. |
Hardware Algorithm For Static and Dynamic Rams Testing, Mofreh M. Salem, Aidao A. El-Gwad; Computers and Control Dept. Faculty of engineering EL-Mansoura University, El-Mansoura, Egypt; Modelling, Stimulation & Control, A. AMSE Press, vol. 40, No. 1, 1991, pp. 57-63. |
"Design Aids and Hardware Testing of Microprocessor System Circuit Packs"; J. Grason, Bell Telephone Laboratories, Inc. Holmdel, NJ 07733; IEEE Proc. on Symposium on Design Automation and microprocessor, Feb. 24, 19977; pp. 95-99. |