HIGH-SPEED WIRELESS SERIAL COMMUNICATION LINK FOR A STACKED DEVICE CONFIGURATION USING NEAR FIELD COUPLING

Abstract

In various embodiments, a memory module houses memory devices and, in some embodiments, a memory controller. Each of the devices has a near-field interface coupled to loop antennas to communicate over-the-air data. A coil is formed on, for example, a memory device substrate or molded into a plastic mold to create near-field magnetic coupling between the stacked memory devices and, in certain embodiments, the memory controller. Other embodiments are disclosed.

Description

With current demand for high density memory, the die stacking technology is one solution to achieve a required density. However, die stacking places many devices in parallel which produces a capacitive loading effect that adversely reduces the bus bandwidth and limits the amount of data that can be transferred though a data link. There is a need for a viable solution that provides high density without reducing the maximum allowable data rate on a bus due to loading.

BRIEF DESCRIPTION OF THE DRAWINGS

The subject matter regarded as the invention is particularly pointed out and distinctly claimed in the concluding portion of the specification. The invention, however, both as to organization and method of operation, together with objects, features, and advantages thereof, may best be understood by reference to the following detailed description when read with the accompanying drawings in which:

FIG. 1 shows an architecture that enables a memory controller and multiple memory devices to be configured for communicating in a distributed sub-system in accordance with the present invention;

FIG. 2 shows the memory device having a general purpose control engine embedded with a storage array that is coupled to a near-field loop antenna to transfer wireless signals;

FIG. 3 describes signals that may be hard wired and over-the-air data links that transfer data between devices within the distributed sub-system;

FIG. 4 illustrates a coil built into each memory device that creates near-field magnetic coupling;

FIG. 5 illustrates multiple memory devices each having a loop antenna stacked on top of one another in the same package;

FIG. 6 illustrates a plurality of die-stacking modules that communicate using near-field magnetic coupling that are interconnected to form a Package-On-Package; and

FIG. 7 shows an embedded clock serial Serializer/Deserializer (SerDes) that provides the wireless interface for the memory devices.

It will be appreciated that for simplicity and clarity of illustration, elements illustrated in the figures have not necessarily been drawn to scale. For example, the dimensions of some of the elements may be exaggerated relative to other elements for clarity. Further, where considered appropriate, reference numerals have been repeated among the figures to indicate corresponding or analogous elements.

DETAILED DESCRIPTION

In the following detailed description, numerous specific details are set forth in order to provide a thorough understanding of the invention. However, it will be understood by those skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, components and circuits have not been described in detail so as not to obscure the present invention.

Use of the terms “coupled” and “connected”, along with their derivatives, are not intended as synonyms for each other. Rather, in particular embodiments, “connected” may be used to indicate that two or more elements are in direct physical or electrical contact with each other. “Coupled” may be used to indicated that two or more elements are in either direct or indirect (with other intervening elements between them) physical or electrical contact with each other, and/or that the two or more elements co-operate or interact with each other (e.g. as in a cause and effect relationship).

The embodiment illustrated in FIG. 1 shows an architecture that enables a memory controller and multiple memory devices 102 to be configured for communicating in a distributed sub-system 10. In order to facilitate communication between a large number of devices, each device in distributed sub-system 10 is assigned their own address. This gives each memory device 102 the ability to route messages to other devices in the sub-system. Although the figure illustrates memory devices in a 3×3 array, distributed sub-system 10 may be configured having much larger numbers of devices in the network.

The message passing among distributed memory devices 102 uses a near-field magnetic technology as indicated by loop antenna 104 that eliminates the need for direct electrical contact in providing inter-die communication. In accordance with the present invention, serial data links using the over-the-air transmissions are responsible for delivery and for verifying that the correct data was transmitted from a memory controller 106 to any of the devices in distributed sub-system 10, and from one memory device 102 directly to another memory device. Support to detect errors or lost data triggers retransmission until he data is verified as being correct and completely received.

The wireless architecture embodiment illustrated in FIG. 2 shows memory device 102 having a general purpose control engine 204 embedded with a storage array 208 that may be either volatile or nonvolatile memory. Memory device 102 is coupled to a near-field loop antenna 104 and receiver 202 to transfer wireless signals. One or more antennas allow the radio to program the memory arrays and download algorithms and databases by communicating using over-the-air communication signals. A configuration routing table 206 keeps track of the other memory devices within distributed sub-system 10. The configuration of distributed sub-system 10 may be dynamically determined and the route table updated while memory devices 102 operate within the system.

FIG. 3 illustrates signals such as, for example, control signals 302, reference clocks 304, and individual chip select signals 306 that may be hard wired to the devices within distributed subsystem 10. To eliminate the need for direct electrical contacts and reduce bus loading, loop antennas provide near-field magnetic coupling that establishes multiple data links 308 for transferring data between the memory controller 106 and devices located within distributed sub-system 10.

FIG. 4 illustrates the use of a coil built into each memory device 102 that creates near-field magnetic coupling. In one embodiment the small coils may be molded into plastic housings or be formed in a substrate to which the memory device is attached. In addition, the loop antenna may be designed within the package substrate design as a trace within the package layers. Various embodiments of the invention pertain to using radio frequency wireless signals in near-field to program memory device 102. The radio subsystems collocated in each of the memory devices 102 of distributed sub-system 10 provide the capability of communicating effectively across a short distance in a location space with other devices in the network. The near-field magnetic technology eliminates the need for direct electrical contact and provides positioning choices of the memory devices.

FIG. 5 illustrates multiple memory devices 102 each with an associated loop antenna 104 with the memory/antenna combination then stacked on top of one another in the same package. These contact-less links use near field coupling among the antennas (loop antenna or any antenna) of each device in the stack. The antenna may be single loop on each device (on each die) or may be on each package or within the package substrate as either single or multiple loops and routed from substrate traces when stacked in PoP configurations.

The dies mounted on a substrate are stacked and bumped to create either a Chip Scale Package (CSP) or a Ball Grid Array (BGA) as the final package. This method of die stacking integrates semiconductor devices vertically in a single package to directly influence the amount of silicon that can be included in a given package footprint. Die stacking simplifies the surface-mount pc-board assembly and conserves pc-board real estate because fewer components are placed on the board.

This packaging technology has evolved to multiple die stacks 502, 504, side-by-side combinations of stacked and unstacked dies such as memory controller 106, and different memory combinations that may place volatile memory with nonvolatile memory. The loop antennas are incorporated into the substrate of each memory device 102 to provide the near-field magnetic coupling that eliminates the need for direct electrical contact and reduces bus loading. To facilitate wire bonding capabilities in stacking multiple devices in a Ball Grid Array (BGA) surface mount module, decisions may be based on the bond pad placements as designed on the memory die to determine any need for separators, the stacking order, the thickness of the memory die substrates, and their stair-stepping and die rotation configurations.

In accordance with the present invention, the combination of loop antennas with the memory device 102 provides inter-die communication while maintaining the maximum allowable data rate. Each memory device 102 uses its own high speed bidirectional serial port and loop antenna to establish a communication link with other memory devices and to also communicate with the bottom switch device 508. Bottom switch device 508 (or link controller) selects the device chip-select pin for each memory device 102 to control the bus arbitration. Bottom switch device 508 communicates with memory controller 106 using wired serial links 506.

FIG. 6 illustrates further increases in the memory density through the use of a plurality of die-stacking modules that are interconnected to form a Package-On-Package. In one embodiment the die-stacking modules are identical and interchangeable, one with another, within the PoP. However, using identical modules within the PoP is not a limitation and other embodiments may incorporate non-identical modules within the same PoP.

By using the near field communication between devices such as memory devices 102, for example, multiple devices may be stacked without degrading the link speed. This wireless architecture can serial link multiple devices housed within the PoP using an enhanced Gigabit Ethernet port such as, for example, PCI Express® and/or Mobile PHYs (MIPI MPHY) to reach the desired high speeds in the range of 3-5 Gb/s.

The figure shows connections 602, 604 that extend vertically through a package mold to electrical pads on the bottom of the die-stacking module. These connections provide electrical paths to route the signals such as control signals, reference clocks, and individual chip select signals. The connections may be completed by drilling vias into the mold and then filling the vias with a solder paste, electrically conductive adhesives, or other suitable electrically conductive materials. Alternatively, solder or metal pillars may be in place prior to the mold process, where a grinding process on the finished mold exposes the metal for the electrical pads.

FIG. 7 show further details for the serial link illustrated in the previous figures. This serial link 702 provides communication between two electronic devices and may use an embedded clock serial architecture such as a Serializer/Deserializer (SerDes). The embedded clock bits architecture transmitter serializes the data bus and the clock onto one serial signal pair. Two clock bits, one low and one high, are embedded into the serial stream every cycle, framing the start and end of each serialized word and creating a periodic rising edge in the serial stream. Included in this architecture are a Clock Recovery (CR) circuit 704 that includes a Phase Locked Loop (PLL) 706, a coding scheme 708, and a matching network for the on-die or off-die loop antenna.

By now it should be apparent that embodiments of the present invention allow increased memory storage efficiencies by using features, either singularly or in combination, that allow data to be reliably transferred in a distributed memory system using near-field coupling. The wireless interface provides a method of uploading code and transferring data in inter-die communication while maintaining the maximum allowable data rate.

While certain features of the invention have been illustrated and described herein, many modifications, substitutions, changes, and equivalents will now occur to those skilled in the art. It is, therefore, to be understood that the appended claims are intended to cover all such modifications and changes as fall within the true spirit of the invention.

Claims

1. An apparatus, comprising: a memory controller formed in a package having multiple devices, the memory controller having a loop antenna to transmit over-the-air data; anda memory device formed in the package and having a near-field interface coupled to one or more loop antennas to receive the over-the-air data from the memory controller, the memory device being further configured to communicate with other of the multiple devices directly via radio-frequency wireless signals in the near-field through the respective one or more loop antennas.

2. The apparatus of claim 1, wherein the memory device is further configured to transmit over-the-air data to the memory controller and others of the multiple devices through the one or more loop antennas.

3. The apparatus of claim 1, wherein the memory device and the multiple devices have an assigned address to allow the memory device to route messages directly to a selected one of the multiple devices via the radio-frequency wireless signals.

4. The apparatus of claim 1, wherein the memory device and the multiple devices have an assigned address to allow the memory controller to route messages directly to other components formed within the package including at least one of a selected one of the multiple devices and the memory device via the radio-frequency wireless signals.

5. The apparatus of claim 1, wherein data are to be transmitted wirelessly via radio-frequency wireless signals in the near-field and a control signal, a reference clock, and a chip select signal are hardwired from the memory controller to the memory device and others of the multiple devices.

6. The apparatus of claim 1, wherein the memory controller is further configured to establish wireless data links with a plurality of the multiple devices concurrently.

7. The apparatus of claim 1, wherein the one or more antennas comprise at least one coil.

8. The apparatus of claim 7, wherein the at least one coil is formed on a substrate on which at least the multiple devices or the memory device is formed.

9. The apparatus of claim 7, wherein the at least one coil is molded onto a plastic housing coupled to the package.

10. An apparatus, comprising a plurality of memory devices formed in a package, the plurality of memory devices having a near-field interface coupled to one or more loop antennas to receive over-the-air data from others of the plurality of memory devices.

11. The apparatus of claim 10, wherein at least some of the plurality of memory devices are further configured to transmit over-the-air data to others of the plurality of memory devices.

12. The apparatus of claim 10, further comprising serial data links within each of the plurality of memory devices to receive the data.

13. The apparatus of claim 12, wherein the serial data links are further configured to verify that the data were transmitted to respective ones of the plurality of memory devices correctly.

14. The apparatus of claim 12, wherein the serial data links are further to detect errors in receipt of the data by a respective on of the plurality of memory devices and to trigger a retransmission of the data until the data are verified as being correct.

15. The apparatus of claim 10, further comprising a radio subsystem within at least some of the plurality of memory devices, the radio subsystem being configured to receive and transmit data.

16. A memory module including a package, the memory module comprising: a memory controller formed in the package and having one or more loop antennas to transmit over-the-air data via radio-frequency wireless communications; anda plurality of memory devices each having a near-field interface, a radio subsystem, and one or more loop antennas.

17. The memory module of claim 16, further comprising a link controller formed in the package, the link controller to select individually one of the plurality of memory devices to receive the over-the-air data from the memory controller.

18. The memory module of claim 17, wherein the link controller is further to control bus arbitration, the link controller being configured to communicate with the memory controller via hard-wired serial links.

19. The memory module of claim 16, further comprising a configuration routing table coupled to each of the plurality of memory devices, the configuration routing table to dynamically determine a configuration of the plurality of memory devices and update a route table after a new configuration is determined.

20. The memory module of claim 16, wherein the memory controller and the plurality of memory devices are stacked in at least one configuration including a vertical configuration and a side-by-side configuration with the package.

21. The memory module of claim 16, wherein each of the memory devices is configured to communicate with both the memory controller and directly with other ones of the plurality of memory devices through the one or more loop antennas via radio-frequency wireless communications.

22. The memory module of claim 21, further comprising a parallel-to-serial converter and a serial-to-parallel converter for each of the plurality of memory devices, the parallel-to-serial converter and the serial-to-parallel converter being configured respectively to transmit and receive data bi-directionally and serially via the radio-frequency wireless communications.

23. The memory module of claim 16, wherein control signals, reference clocks signals, and individual chip select signals are hard-wired to the plurality of memory devices.

24. The memory module of claim 16, wherein the plurality of memory devices includes both volatile memory and non-volatile memory.