Ker et al., “ESD Protection Design and Verification in a 0.35 -um CMOS ASIC Library”, Proceedings of the Twelfth Annual IEEE International ASIC/SOC Conference, Sep. 15, 1999, pp. 262-266.* |
Raghu et al., “COST: Circuit Optimization Sys Tem in ASIC library development environment”, Proceedings of the Twelfth International Conference on VLSI Design, Jan. 7, 1999, pp. 460-463.* |
Donnelly et al., “A 660 MB/s interface megacell portable circuit in 0.3 /spl mu/m-0.7 /spl mu/m CMOS ASIC”, 1996 IEEE International Solid-State Circuits Conference, Feb. 8, 1996, pp. 290-291, 460.* |
Dehkordi et al., “Design for packageability-the impact of bonding technology on the size and layout of VLSI dies”, Proceedings of 1993 IEEE Multi-Chip Module Conference, Mar. 15, 1993, pp. 153-159.* |
Ikeda et al., “0.5 /spl mu/m 1 M gate CMOS SOG”, Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, May 9, 1993, pp. 23.2.1-23.2.4. |