IBM TDB, "Handling Reservations in Multiple-Level Cache", P441-445, Dec. 1993, vol. 36 No. 12. |
Intel, "Pentium Processor User's Manual: vol. 2: 82496 Cache Controller and 82491 Cache SRAM Data Book", 1994, pp. 3-1 to 3-3. |
Hundal et al., "Determination of Optimal Sizes for a First and Second Level SRAM-DRAM On-Chip Cache Combination", 1994, pp. 60-64, IEEE. |
Iwata et al., "Performance Evaluation of a Microprocessor with On-Chip DRAM and High Bandwidth Internal Bus", May/1996, pp. 269-272, IEEE. |
IBM TDB, "Shared L1 Cache", pp. 277-280, Mar. 1993, vol. 36 No. 03. |
ECC Distributed Across Cache Line (IBM Technical Disclosure Bulletin), EN890-0447 (G. Gilda) vol. 34 No. 6 Nov. 1991. |