Colinge, et al., "A High Density CMOS Inverter with Stacked Transistors," IEEE Electron Device Letters, vol. EDL-2, No. 10, p. 250 (1981), Oct. 1981. |
Kamins, et al., "Hydrogenation of Transistors Fabricated in Polycrystalline-Silicon FIlms," IEEE Electron Device Letters, vol. EDL-1, No. 8, p. 159 (1980), Aug. 1980. |
Malhi, et al., "Characteristics and Three-Dimensional Integration of MOSFET's in Small-Grain LPCVD Polycrystalline Silicon," IEEE Journal of Solid-State Circuits, vol. SC-20, No. 1, p. 178 (1985), and IEEE Transactions on Electron Devices, vol. ED-32, No. 2, p. 258 (1985), Feb. 1985. |
Lim, et al., "Threshold Voltage of Thin-Film Silicon-on-Insulator (SOI) MOSFET's," IEEE Transactions on Electron Devices, vol. ED-30, No. 10, p. 1244 (1983), Oct. 1983. |
Yamanaka, et al., "A 25 um.sup.2, New Poly-Si PMOS Load (PPL) SRAM Cell Having Excellent Soft Error Immunity," IEDM, p. 48 (1988), Dec. 1988. |
Weimer, "The TFT--A New Thin-Film Transistor," Proceedings of the IRE, p. 1462 (1962), Jun. 1962. |
Unagami, et al., "High-Voltage Polycrystalline-Silicon TFT for Addressing Electroluminescent Devices," Proceedings of the SID, vol. 25/2, p. 117 (1984), Dec. 1984. |
Malhi, et al., "p-Channel MOSFET's in LPCVD Polysilicon," IEEE Electron Device Letters, vol. EDL-4, No. 10, p. 369 (1983), Oct. 1983. |
Shiehijo, et al., "Polysilicon Transistors in VLSI MOS Memories," IEDM, p. 228 (1984), Dec. 1984. |
Sundaresan, et al., "A Fully Self-Aligned Stacked CMOS 64K SRAM," IEDM, p. 871 (1984), Dec. 1984. |
Colinge, et al., "Stacked Transistors CMOS (ST-MOS), an NMOS Technology Modified to CMOS," IEEE Transactions on Electron Devices, vol. ED-29, No. 4, p. 585 (1982), Apr. 1982. |
Gibbons, et al., "One-Gate Wide CMOS Inverter on Laser-Recrystallized Polysilicon," IEEE Electron Device Letters, vol. EDL-1, No. 6, p. 117 (1980), Jun. 1980. |
Seki, et al., "Laser-Recrystallized Polysilicon Thin-Film Transistors with Low Leakage Current and High Switching Ratio," IEEE Electron Device Letters, vol. EDL-8, No. 9, p. 425 (1987). |
Garnache, "Complimentary FET Memory Cell," IBM Technical Disclosure Bulletin, vol. 18, No. 12, p. 3947 (1976), May 1976. |
Verdonckt-Vandebroek, et al., "SiGe-Channel Heterojunction p-MOSFET's," IEEE Transactions on Electron Devices, vol. 41, No. 1 (1994), Jan. 1994. |
King, "Electrical Properties of Heavily Doped Polycrystalline Silicon-Germanium Films," IEEE Transactions on Electron Devices, vol. 41, No. 2 (1994), Feb. 1994. |
King, et al., "Deposition and Properties of Low-Pressure Chemical-Vapor Deposited Polycrystalline Silicon-Germanium Films," J. Electrochem Soc., vol. 141, No. 8 (1994), Aug. 1994. |
Kesan, et al., "High Perfomance 0.25 p, p-MOSFETs with Silicon-Germanium Channels for 300K and 77K Operations," IEDM, p. 25 (1991), Dec. 1991. |
Caymax, et al., "Low Temperature Selective Growth of Epitaxial Si and Si.sub.1-x Ge.sub.x Layers from SiH.sub.4 and GeH.sub.4 in an ultrahigh vacuum, very low pressure chemical vapour deposition reactor: kinetics and possibilities," Thin Solid Films, p. 324 (1994), Dec. 1994. |
King, "A Low-Temperature (< or + 550 C) Silicon-Germanium MOS Thin-Film Transistor Technology for Large-Area Electronics," IEDM, p. 567 (1991), Dec. 1991. |
Hsieh, "Ambipolar Performances of Novel Amorphous Silicon-Germanium Alloy Thin-Film Transistors," Jpn. J. Appl. Phys., vol. 32 p. L1043, (1993), Aug. 1993. |
Noguchi, et al., "Resistivity Study of P , B , and BF.sub.2 -Implanted Polycrystalline S.sub.i1- x GE.sub.x FIlms with Subsequent Annealing," Jpn J. Appl. Phys., vol. 33, p. L1748 (1994), Dec. 1994. |
Lin, et al., "Fabrication of p-channel polycrystalline Si.sub.1-x GE.sub.x thin-film transistors by ultrahigh chemical vapor deposition," Appl. Phyus. Lett. p. 1700 (1994), Sep. 1994. |
Lin et al., "Effects of SiH.sub.4, GeH.sub.4, and B.sub.2 H.sub.6 on the Nucleation and Deposition of Polycrystalline Si.sub.1-x Ge.sub.x Films," J. Electrochem Soc., vol. 141, No. 9 (1994), Sep. 1994. |
King, et al., "Polycrystalline Silicon-Germanium Thin-Film Transistors," IEEE Transactions on Electron Devices, vol. 41, No. 9 (1994), Sep. 1994. |
Selvakumar, "SiGe-Channel n-MOSFET by Germanium Implantation," IEEE Electron Device Letters, vol. 12, No. 8 (1991), Aug. 1991. |
Prokes, Formation of epitaxial Si.sub.1-x Ge.sub.x films produced by wet oxidation of amrophous Sige layers deposited on Si(100). Appl. Phys. Lett. 53, p. 2483 (1988), Dec. 1988. |
Humlicek, et al., "Optical spectra of Si.sub.x Ge.sub.1-x alloys," J. Appl. Phys. 65, p. 2827 (1989), Apr. 1989. |
King, et al., "PMOS Transistors in LPCVD Polycrystalline Silicon-Germanium Films," IEEE Electron Device Letters, vol. 12, No. 11, p. 584 (1991), Nov. 1991. |
Verdonckt-Vandebroek, et al., "High-Mobility Modulation-Doped Graded SiGe-Channel p-MOSFET's," IEEE Electron Device Letters, vol. 12, No. 8 (1991), Aug. 1991. |
Verdonckt-Vandebroek, et al., "Design Issues for SiGe Heterojunction FETs," IEEE, p. 425 (1991), Dec. 1991. |
Johnson, et al., "Selective Chemical Etching of Polycrystalline SiGe Alloys with Respect to Si and S.sub.i O.sub.2," Journal of Electronic Materials, vol. 21, No. 8 (1992), Dec. 1992. |
Hu, "A Parametric Study of Power Mosfets," IEEE p. 385 (1979), Dec. 1979. |
Hamakawa, "Recent Advances in Amorphous Silicon Solar Cells and Their technologies," Journal of Non-Crystalline Solids, p. 1265 (1983), Dec. 1983. |
Taur, et al., "0.1 pm CMOS and Beyond," VLSITSA (1993), Dec. 1993. |
Tsutsu, "Oxidation of polycrystalline-SiGe alloys," Appl. Phys. Lett. 64, p. 297 (1994), Jan. 1994. |