Layout Method for Vertical Power Transistors Having a Variable Channel Width

Abstract

The invention relates to a simulation and/or layout process for vertical power transistors as DMOS or IGBT with variable channel width and variable gate drain capacity which can be drawn and/or designed by the designer with the respectively desired parameters of channel width and gate drain capacity and the parameters of volume resistance and circuit speed, which are correlated therewith, and whose electrical parameters can be described as a function of the geometrical gate electrode design. Here, both discrete and integrated vertical transistors may be concerned.

Description

FIELD OF THE INVENTION

The present invention relates to vertical power transistors (DMOS or IGBT) with variable channel width and variable gate drain capacity, which may be drawn and/or designed by the designer with the respectively desired parameters of channel width and gate drain capacity and the parameters of volume resistance and circuit speed, which are correlated therewith, and whose electrical parameters can be described as a function of the geometric gate electrode design. They may be both discrete and integrated vertical transistors.

DESCRIPTION OF THE PRIOR ART

A vertical transistor used in power electronics customarily consists of a plurality of individual transistor cells that are connected in parallel with source contact and gate, a connection contact for the gate electrode and an edge structure surrounding the complete transistor, as it is e.g. also described in U.S. Pat. No. 5,844,277, FIGS. 2A to D and FIGS. 5 to 7, and also in U.S. Pat. No. 5,763,914.

With reference to FIGS. 1¹ the previously described power transistor and the corresponding process for designing the transistor are described.

FIG. 1 schematically shows a top view of a vertical power transistor 1. The transistor 1 has a plurality of individual transistor cells 2 that are connected in parallel, an edge area 4 enclosing the individual transistor cells and a common gate connection 3 for all individual transistor cells 2.

FIG. 2 schematically shows a cross-section through an individual transistor cell 2 of the transistor 1. The common gate connection 3 (cf. FIG. 1) is connected with a gate electrode 5 which is jointly provided in all individual transistor cells 2 and which is customarily made of polysilicon. Moreover, a common drain connection 6 is shown which is formed on the rear side of the corresponding substrate, for instance a silicon wafer. Each individual transistor cell 2 has a separate well 7 with a doping type opposed to the that of the drain area, a source area 8 with a doping type corresponding to that of the drain area and a highly doped well connection 9 whose doping type again corresponds to the well doping 7. The source area 8 and the well connection are electrically connected by means of a common metal electrode 10. Here, the gate electrode 5 is electrically insulated from the metal electrode 10 by an insulator layer 11. The gate electrode 5 is insulated from the drain area 6, the well area 7 and the source 8 by a gate dielectric 12 which is e.g. formed from silicon dioxide.

With reference to FIG. 3 the functioning of the transistor 1 and/or an individual transistor cell 2 is described.

By applying a defined voltage to the gate electrode 5 an inversion layer 13 is formed below the gate oxide and/or the gate dielectric 12 in the area of the well 7. This inversion layer 13 forms a conductive channel between the source 8 and the drain 6. At the same time, an enrichment or accumulation layer 14 is formed in the area above the drain 6 below the gate oxide and/or the gate dielectric 12, in which current flows from the source 8 through an area between the wells 7, which diminishes the current supply as a function of the distance of the wells 7 of the individual transistor cells 2, into the drain 6.

The number and size of the individual transistor cells 2 is decisive for the transistor surface, the channel width and the volume resistance of the transistor 1 as this is also described in Baliga, Power Semiconductor Devices, 1995, pages 357 et seq.

Methods are known for designing integrated circuits, in order to put together the circuit from individual blocks. In U.S. Pat. No. 6,769,007 a putting together of an integrated circuit from individual blocks is described. Likewise the making up of an integrated circuit or parts thereof from individual blocks to be especially connected with metallic strip conductors is described in U.S. Pat. No. 5, 651,235 and U.S. Pat. No. 6,591,408.

DE-A 10 2004 048278 shows a process, in which the active surface of the power transistor is composed of individual segments.

FIG. 4 shows a corresponding procedure for the putting together of a transistor design during the planning phase. For the sake of simplicity the individual components of the transistor design with which a complete design of a transistor is to be composed, are also designated with the corresponding components of a real transistor and the reference numerals previously introduced are used.

Due to the use of a first end piece 15 which contains i.a. the gate connection electrode 3, of a second end piece 17 and of a central piece 16 a transistor, i.e. its design, can be put together. The active surface and/or the channel width is determined by the number of the segments, in particular by the number of the central pieces 16. Thus, however, the volume resistance for this transistor is determined. The electrical parameters can be described as a function of the channel width and/or the number of the used segments.

The thickness of the gate oxide and/or the gate dielectric 12 and the surface of the gate electrode 5 determine i.a. the gate drain capacity, which, in turn, is included in the input capacity of the transistor. A large surface of the gate electrode 5 in connection with a small thickness of the gate dielectric 12 results e.g. in a high drain gate capacity. However, the circuit speed and the switching losses are influenced by the charging and discharging process of the input capacity, as it is also described in B. J. Ealiga, Power Semiconductor Devices, 1995, pages 381 et seq.

U.S. Pat. No. 6,870,221 is a process by means of which the gate drain capacity can be reduced by a thicker gate oxide with a length in the area outside the channel areas.

FIG. 5 shows a corresponding design: a gate dielectric with a length L2 and a larger thickness 18 as compared with the gate dielectric 12 is provided in an area, in which there is no channel area. I.e. the “thin” gate dielectric 12 which is provided with a length L1 smaller than L2 provides for a good capacitive coupling in the area between source and drain to generate the inversion layer 13 (cf. FIG. 3), if a control voltage is applied to the gate electrode 5. On the other hand, a small capacitive coupling between drain and gate electrode 5 is caused by the thick gate dielectric 18. However, this takes place at the expense of the volume resistance, since, due to the thicker oxide 18, the accumulation layer 14 (cf. FIG. 3) in this area between the channel areas is prevented or at least reduced. Thus, the reduction of the gate drain capacity takes place at the expense of the volume resistance. In order to improve the circuit speed, the volume resistance being the same, an enlargement of the active surface of the transistor is necessary.

In order to obtain the desired relationship of the parameters gate of drain capacity and/or circuit speed, on the one hand, and volume resistance, on the other hand, of a vertical DMOS transistor, the size of the active surface and/or the required channel width as well as the length L2 of the thicker gate oxide 18 must be recalculated in the present prior art, the corresponding layout must be designed and the formed transistor must be recharacterized in the present prior art. This means that a considerable expenditure is involved in order to obtain a transistor 2 with adapted parameters of drain gate capacity and volume resistance from the transistor 1 with a first set of parameters, since customarily the required electric parameters of the vertical DMOS transistor are separately measured and described for each different transistor.

OVERVIEW OF THE INVENTION

It is the object of the invention to indicate a process with which vertical power transistors with optimized parameters of gate drain capacity and channel width can be designed in a simplified fashion.

Under one aspect the present object is attained by a process for designing and/or simulating of vertical power transistors, wherein the channel width and the gate drain capacity can be efficiently adjusted and calculated on a design plane.

In the process for simulating and/or designing vertical power transistors (claim 6 and/or claim 10) the design of a power transistor is composed of different partial design parts, which include a first end piece with a gate connection, at least one central piece and a second end piece with an edge structure.

Each partial design piece corresponds to a design structure with several individual transistor cells, each individual transistor cell being defined by design parameters. They describe at least a thickness of a gate dielectric and its design length.

Moreover, the process comprises the provision of several design structures for each of the partial pieces, each corresponding to at least one individual transistor cell. Each design structure is defined by a first partial gate dielectric piece with a first length and a first thickness and a second partial gate dielectric piece with a second length and a second thickness, which is larger than the first thickness. At least the ratio of first length to second length is different at least for a few of the design structures, the total length being the same.

Moreover, the process comprises the putting together of a transistor design from the partial pieces and a calculation of at least the capacity of the transistor resistance as a function of the first and second lengths of the used design structures.

Thus, a simplification of the design of a vertical power transistor with a specific gate drain capacity in the case of a specific volume resistance and the reduction of the expenditure for measurements and description can be achieved.

Thus, a “preliminary design” is made available to the designer, which he or she can correspondingly redesign in a simple and rapid fashion in accordance with his or her needs. Due to the provision of individual transistor cells as design sizes, which have the varying ratios of the different areas of the gate dielectrics the prerequisite is in particular created to adjust and/or calculate essential properties of the transistor (the input capacity and the volume resistance from the available parameter values).

Thus, the connection between the effective length of the thick gate dielectric and thus the effective length of the thin gate dielectric and the channel resistance can be directly represented and varied in a simple fashion.

In further advantageous embodiments (claims 2 and 3) possible solutions for adapting different total lengths for the thin and the thick gate dielectric are indicated, wherein the length ratios in the individual partial pieces may be the same, but may vary from partial piece to partial piece or are changed within an individual partial piece. Possibilities of the surface gradation for transistor designs (claims 4 and 5) and for the specification of the exact structure of the actual transistors are offered.

A further advantageous embodiment (claim 6) can achieve the aforementioned advantages of an efficient and flexible design procedure. Moreover, a method for the parametric description of the viewed components is thus also indicated. Corresponding variants of this are represented in the claims referred thereto.

SHORT DESCRIPTION OF THE DRAWINGS

The invention is illustrated by means of examples with the aid of the drawing.

FIG. 1 schematically shows the top view of a vertical power transistor;

FIG. 2 schematically shows a section through a customary power MOSFET;

FIG. 3 schematically shows a section through a customary power MOSFET in the switched on state;

FIG. 4 schematically shows individual segments of the divided transistor of FIG. 1;

FIGS. 5 and 6 schematically show transistor elements with thick gate oxide layer of different expansion;

FIG. 7 schematically shows a transistor that was put together including the elements shown in FIG. 5 and 6 as an example of the invention.

DETAILED DESCRIPTION OF THE INVENTION AND ITS EXAMPLES

Now further embodiments of the invention are described with reference to FIGS. 1 to 7, wherein for the sake of simplicity components of actual transistors and their corresponding design structures are indicated with the same reference numerals.

FIG. 6 schematically shows how in the present invention an optimizing of the gate drain capacity, on the one hand, and of the volume resistance, on the other hand, are achieved by means of a reduction of the length L2 (cf. FIG. 5) to L2′ of the thick gate oxide 18, i.e. of a part of the gate dielectric, with a simultaneous enlargement of the length L1 (cf. FIG. 5) of the gate oxide 12 with small or “normal” thickness” by the same measure. The transistor structure with the measurements L1′ and L2′ that was formed therefrom is with its parameters of volume resistance and gate drain capacity between the transistors shown in FIG. 2 and 5.

According to the invention various elements and/or design structures are provided for each of the partial pieces 15, 16 and 17 which include the thick partial piece of the gate oxide or the gate dielectric 18 with respectively different lengths and, accordingly, also have different lengths for the thin partial piece of the gate dielectric 12 so that the length ratio from the length of the thin partial piece to the length of the thick partial piece is also different, the total length being otherwise constant.

FIG. 7 schematically shows an assembled transistor 19 with the corresponding first end piece 15, a specific number of central pieces 16 and the second end piece 17. Now, the parameters of the assembled transistor 19 may be calculated from the known parameters of the individual pieces. The provision of the different design structures with the different length ratios offers a high degree of flexibility in the adjustment of the drain gate capacity and the volume resistance, it being possible to calculate and also simulate the design values for these parameters as a function of the corresponding lengths.

In the shown example the surface of the transistor 19 is composed of the surface of the two end pieces 15 and 17 and the triple surface of the central piece 16. The surface of the transistor can almost optionally be enlarged by inserting further central pieces 16.

The size of the central piece 16 determines the length of the steps of the possible surface gradations, i.e. rough gradations of the surface can be achieved with large central pieces 16. Whereas with small central pieces 16 finer gradations can be achieved. Here, the size of the individual transistor cell determines the minimally possible size of the central piece 16, i.e. if only a single individual transistor cell 2 is provided in the central piece 16 the minimum size is determined by exactly the cell size. The gradation of the lengths of the thin part 12 of the gate dielectric and/or the lengths of the thick partial piece 18 of the gate dielectric may be implemented within finished segments or, however, continuously. The description of the parameters of gate drain capacity and resistance is accordingly effected in a gradated fashion or as a description as a function of the lengths L1, L2.

In a concrete embodiment of the simulation and/or layout process for vertical power transistors with variable channel width and variable gate drain capacity it is proceeded as follows: the transistor design is put together from different partial pieces, namely a first end piece 15, which e.g. also contains the gate connection 3, at least one central piece 16 and a second end piece 17 with an edge structure 4 surrounding the complete transistor, each of these partial pieces consisting of a plurality of individual transistor cells 2 with source contact and gate, which are connected in parallel, and the individual transistor cells 2 having a common gate electrode 5 which customarily consists of polysilicon and a common drain connection 6 on the rear side of the silicon wafer and each individual transistor cell having a separate well 7 with a doping type that is opposite to that of the drain area, a source area 8 with a doping type corresponding to that of the drain area and a highly doped well connection 9 whose doping type corresponds again to the well doping and source area 8 and well connection being electrically connected by a common metal electrode 10 and the gate electrode 5 being electrically insulated from the insulator layer 11 from the metal electrode 10 and the gate electrode 5 being insulated from the drain area 6, the well area 7 and the source 8 by a gate dielectric with two partial pieces 12, 18 which customarily consist of silicon dioxide. A certain number of different individual transistor cells 2 is provided for each of these partial pieces which include the thick gate dielectric 18 and thus also the thin gate dielectric 12 with respectively different lengths so that the parameters of the assembled transistor 19 are calculated from the known parameters of the individual pieces in such a way that

the surface A of the transistor results as

A _transistor =A _{end piece15} +A _{end piece17} +X*A _{central piece16}

the capacity C of the transistor results as

C _transistor =C _{end piece15} +C _{end piece17} +X*C _{central part16}

wherein the capacities of the different individual segments result as a function of the variable lengths L1 and L2 of the thin and/or thick gate oxide 12, 18:

C _{end piece15} =f(L1, L2)

C _{end piece17} =f(L1, L2)

C _{central piece16} =f(L1, L2)

and the resistance of the transistor results as

1/R_transistor=1R_{end piece15}+1/R_{end piece17}+X*1/R_{central piece16},

wherein the respective resistance of the individual segments is described as a function of the lengths of the thick gate oxide 18 and/or the thin gate oxide 12 and the size of the central piece 16 determines the step length of the possible surface gradations.

Transistors with parameters of volume resistance and gate drain capacity, which are adapted to the requirements of the use, can be designed in a simple (and thus in a rapid and inexpensive) fashion with the described process. Due to the indicated calculation processes of individual transistor parameters from given parameters of the individual pieces a description of the designed transistors on the basis of the starting pieces is possible.

LIST OF REFERENCE NUMERALS

1: vertical power transistor

2: individual cells connected in parallel

3: gate connection contact

4: edge structure

5: gate polysilicon

6: drain

7: well

8: source connection

9: well connection

10: source metal electrode

11: insulator layer

12: gate dielectric / gate oxide and/or thin part of the gate dielectric

13: inversion layer, channel

14: enrichment or accumulation layer

15: first end piece of a divided transistor with gate connection electrode

16: central piece of a divided transistor

17: second end piece of the divided transistor

18: thick part of the gate dielectric and/or the gate oxide layer

19: transistor put together from individual elements

Claims

1. A process for simulating and/or designing vertical power transistors, wherein the design of a power transistor is put together from different partial design pieces (15, 16, 17), which include a first end piece (15) with a gate connection (3), at least one central piece (16) and a second end piece (17) and an edge structure (4), wherein each partial design piece corresponds to a design structure with several individual transistor cells (2), wherein each individual transistor cell is defined by design parameters which describe at least a thickness of a gate dielectric (12, 18) and its design length (L1, L2, L1′, L2′), wherein the process comprises providing several design structures for each of the partial pieces (15, 16, 17), each of which corresponding to at least one individual transistor cell (2), wherein each design structure is defined by a first partial gate dielectric piece (12) having a first length (L1′) and a first thickness and by a second partial gate dielectric piece (18) having a second length (L2′) and a second thickness being larger than the first thickness and wherein at least the ratio of first length to second length being different, the total length for at least some of the design structures being the same,putting together a transistor design (19) from the partial pieces and calculating at least the capacity and the transistor resistance as a function of the first and second lengths (L1′, L2′) of the used design structures.

2. The process according to claim 1, wherein, during the putting together of the transistor design within a partial piece, design structures with the same ratio of first length to second length are used and different ratios are used in at least two partial pieces.

3. The process according to claim 1, wherein, during the putting together of the transistor design within a partial piece, design structures with different ratios of first length to second length are used.

4. The process according to any of claims 1 to 3, wherein the power transistor to be designed and the individual transistor cells (2) contained therein have a source contact and gate and the individual transistor cells (2) have a common gate electrode (5) and a common drain connection (6) on the rear side of a silicon wafer and each individual transistor cell has a separate well (7) with a doping type that is opposed to that of the drain area, a source area (8) with a doping type corresponding to that of the drain area and a highly doped well connection (9) whose doping type again corresponds to that of the well doping and the source area (8) and the well connection (9) are electrically connected by a common metal electrode (10) and the gate electrode (5) is electrically insulated from the metal electrode (10) by an insulator layer (11) and the gate electrode (5) is insulated from the drain area (6), the well area (7) and the source (8) by the gate dielectric (12, 18).

5. The process according to any of claims 1 to 4, wherein a possible surface gradation is adjusted by stipulating the size of the central pieces (16) when designing several transistors.

6. A simulation process for vertical power transistors with variable channel width and variable gate drain capacity, wherein the transistor layout is put together from different partial pieces, namely a first end piece (15) which also includes the gate connection (3), at least one central piece (15) and a second end piece (17) with an edge structure (4) surrounding the complete transistor, wherein each of these partial pieces is built up from a plurality of individual transistor cells (2) with source contact and gate, which are connected in parallel and the individual transistor cells (2) have a common gate electrode (5) and a common drain connection (6) on the rear side of the silicon wafer and each individual transistor cell has a separate well (7) with a doping type that is opposed to that of the drain area, a source area (8) with a doping type corresponding to that of the drain area and a highly doped well connection (9) whose doping type corresponds again to the well doping and source area (8) and well connection (9) are electrically connected by a common metal electrode (10) and the gate electrode (5) is electrically insulated from the metal electrode (10) by means of an insulator layer (11), and the gate electrode (5) is insulated from the drain area (6), the well area (7) and the source by means of a gate dielectric (12, 18) which is composed of a thin part (12) of the length L1, which covers the channel area, and a thick part (18) of the length L2 outside the channel area, wherein a specific number of different individual transistor cells (2) are provided for each of these partial pieces (15, 16, 17) which include the thick part (18) with respectively different lengths so that the parameters of the assembled transistor (19) are calculated from the parameters of the individual pieces (15, 16, 17) taking into account the parameters of the individual transistor cells (2), wherein the respective capacities and resistances of the different individual pieces result as a function of the lengths (L1, L2; L1′, L2′) of the parts of the gate dielectric and the size of the central piece (16) determines the step length of the possible surface gradations.

7. The process according to claim 6, wherein the size of the individual transistor cell determines the minimally possible size of the central piece (16).

8. The process according to claim 6 or 7, wherein the gradations of the lengths (L1,L2) take place within finished segments.

9. The process according to claim 6 or 7, wherein the gradation of the lengths (L1,L2) continuously takes place.

10. A layout process for vertical power transistors with variable channel width and variable gate drain capacity, wherein the transistor layout is put together from several partial pieces, namely a first end piece (15), which also contains the gate connection (3), at least one central piece (16) and a second end piece (17), with an edge structure (4) surrounding the complete transistor, wherein each of these partial pieces is built up from a plurality of individual transistor cells (2) with source contact and gate, which are connected in parallel, and the individual transistor cells (2) have a common gate electrode (5) and a common drain connection (6) on the rear side of the silicon wafer and each individual transistor cell has a separate well (7) with a doping type opposed to that of the drain area, a source area (8) with a doping type corresponding to that of the drain area and a highly doped well connection (9) whose doping type corresponds again to the well doping and the source area (8) and the well connection (9) are electrically connected by means of a common metal electrode (10) and the gate electrode (5) is electrically insulated from the metal electrode (10) by an insulator layer (11), and the gate electrode (5) is insulated from the drain area (6), the well area (7) and the source (8) by a gate dielectric (12, 18) which is composed of a thin part (12) of the length L1, which covers the channel area, and a thick part (18) of the length L2 outside the channel area, wherein a specific number of different individual transistor cells (2) is provided for each of these partial pieces (15, 16, 17) which include the thick part (18) with respectively different lengths so that the parameters of the assembled transistor (19) are calculated from the parameters of the individual pieces (15, 16, 17) taking into account the parameters of the individual transistor cells (2), wherein the respective capacities and resistances of the different individual pieces result as a function of the lengths (L1, L2; L1′, L2′) of the parts of the gate dielectric and the size of the central piece (16) determines the step length of the possible surface gradations.