Signal distortion limits the sensitivity and bandwidth of any communication system. A form of distortion commonly referred to as “intersymbol interference” (ISI) is particularly problematic and is manifested in the temporal spreading and consequent overlapping of individual pulses, or “symbols.” Severe ISI prevents receivers from distinguishing symbols and consequently disrupts the integrity of received signals.
Sampler 105 determines the probable value of signal Din by comparing the input signal Din to a voltage reference Vref at a precise instant. Unfortunately, the effects of ISI depend partly on the transmitted data pattern, so the voltage level used to express a given logic level varies with historical data patterns. For example, a series of logic zero signals followed by a logic one signal produces different ISI effects than a series of alternating ones and zeroes. Feedback circuit 110 addresses this problem using a technique known as Decision Feedback Equalization (DFE), which produces a corrective feedback signal that is a function of received historical data patterns.
DFE feedback circuit 110 includes a shift register 125 connected to the inverting input of amplifier 115 via a resistor ladder circuit 130. In operation, receiver 100 receives a series of data symbols on an input terminal Din, the non-inverting input terminal of amplifier 115. The resulting output data Dout from sampler 105 is fed back to shift register 125, which stores the prior three output data bits. (As with other designations herein, Din and Dout refer to both signals and their corresponding nodes; whether a given designation refers to a signal or a node will be clear from the context.) Shift register 125 includes a number of delay elements, three flip-flops D1-D3 in this example, that apply historical data bits to the reference voltage side of the differential amplifier 115 via respective resistors R1, R2, and R3. The value of each resistor is selected to provide appropriate weight for the expected effect of the corresponding historical bit. In this example, the value of resistor R3 is high relative to the value of resistor R1 because the effect of the older data (D3) is assumed to be smaller than the effect of the newer data (D1). For the same reason, the resistance of resistor R2 is between the resistors R1 and R3. Receiver 100 includes a relatively simple DFE circuit for ease of illustration: practical DFE circuits may sample more or fewer historical data values. For a more detailed discussion of a number of receivers and DFE circuits, see U.S. Pat. No. 6,493,394 to Tamura et al., issued Dec. 10, 2002, which is incorporated herein by reference.
The importance of accurate data reception motivates receiver manufacturers to characterize carefully their system's ability to tolerate ISI and other types of noise. One such test, a so-called “margin” test, explores the range of voltage and timing values for which a given receiver will properly recover input data.
In-system margin tests for a receiver are performed by monitoring receiver output data (e.g., Dout in
A particular difficulty arises when determining the margins of DFE-equipped receivers. While feeding back prior data bits increases the margin (
The need for accurate margin testing is not limited to DFE-equipped receivers. Errors in margin testing lead integrated-circuit (IC) designers to specify relatively large margins of error, or “guard bands,” to ensure that their circuits will perform as advertised. Unfortunately, the use of overly large margins reduces performance, an obvious disadvantage in an industry where performance is paramount. There is therefore a need for ever more precise methods and circuits for accurately characterizing the margins of high-speed integrated circuits.
The present disclosure is directed to methods and circuits for margin testing high-speed receivers. Some embodiments equipped with Decision Feedback Equalization (DFE) or other forms of feedback that employ historical data to reduce inter-symbol interference (ISI) perform margin tests using a known input data stream. The receiver injects a copy of the known input data stream (i.e., the “expected data”) into the feedback path irrespective of whether the receiver correctly interprets the input data. The margins are therefore maintained in the presence of receiver errors, allowing in-system margin tests to probe the margin boundaries without collapsing the margin. Receivers in accordance with some embodiments include local sources of expected data.
Other embodiments do not rely on “expected data,” but can be margin tested in the presence of any pattern of received data. These embodiments are particularly useful for in-system margin testing. Also important, such systems can be adapted to dynamically alter system parameters during device operation to maintain adequate margins despite fluctuations in the system noise environment due to e.g. temperature and supply-voltage changes.
Also described are methods of plotting and interpreting error data generated by the disclosed methods and circuits. One embodiment generates shmoo plots graphically depicting the results of margin tests. Some embodiments filter error data to facilitate pattern-specific margin testing.
This summary does not limit the invention, which is instead defined by the allowed claims.
Receiver 403 conventionally includes a sampler 405, an optional clock-and-data recovery (CDR) circuit 410, and a DFE circuit 415. During normal operation, receiver 403 receives a data stream (e.g., a series of data symbols) on sampler input terminal Din. Sampler 405 samples the data stream using a recovered clock RCK from CDR circuit 410 and produces the resulting sampled data stream on a sampler output terminal Dout. DFE circuit 415 stores a plurality of prior data samples and uses these to condition the input data in the manner discussed above in connection with
During normal operation, a test control signal T to multiplexer 420 is set to a logic zero to connect the output data Dout to the input of DFE 415. Thus configured, receiver 403 acts as a conventional DFE-equipped receiver. In a margin-test mode, however, select signal T is set to a logic one so as to convey an expected data stream from data source 425 to the input of DFE 415. Transmitter 402 then supplies known test data on terminal Din while the expected data is applied to DFE 415. The expected data is an identical, time-shifted version of the known data applied to input terminal Din, so DFE 415 produces the correct feedback without regard to the output signal Dout. In essence, multiplexer 420 provides the feedback path with a first input terminal for sampled output data in the operational mode and with a second input terminal for expected data in the margin-test mode.
The repeated reference herein to “terminal” Din, as opposed to the plural form “terminals,” is for brevity. Receivers may include more than one data-input terminal, such as those that rely upon differential signaling. Likewise, other clock, reference, and signal paths noted herein can be single-ended, differential, etc., as will be evident to those of skill in the art. The preferred manner in which particular test circuits and methods are adapted for use with a given receiver will depend, in part, on the receiver architecture.
A voltage control signal CV on a like-named sampler input terminal alters the reference voltage used by sampler 405 to sample input data. A clock control signal CC to CDR circuit 410 modifies the timing of recovered clock signal RCK. Control signals CV and CC are used in margin testing to explore the voltage and timing margins of receiver 403. When the margin tests reach the margin limits, and thus introduce errors in output signal Dout, expected-data source 425 continues to provide the correct DFE feedback signal and consequently prevents the margins from collapsing in response to the errors. Comparison circuit 430 monitors the sampled-data series for errors by comparing the output data with the expected data from expected-data source 425. In the event of a mismatch, comparison circuit 430 produces a logic one error signal ERR. A sequential storage element (not shown) captures any error signal. Receiver 403 thus facilitates margin testing of DFE-equipped receivers without collapsing the margin of interest. (Error signal ERR may or may not be monitored in the operational mode.)
Expected-data source 425 produces the same data as expected on input terminal Din. Source 425 can be a register in which is previously stored a known data pattern to be provided during margin testing. Source 425 might also be a register that goes through an expected sequence of data, such as a counter or a linear-feedback shift register (LFSR). Regardless of the source, the expected data presents the expected output data, appropriately timed, to the input of the feedback circuit DFE 415.
Receiver 500 includes a multiplexer 510 connected to a shift register 515. A modified clock and data recovery circuit CDR 520 controls the timing of both samplers 505 and 405. The timing control terminal is omitted for brevity.
Prior to a margin test, test signal T is set to logic zero and the storage elements within register 515 are loaded with an expected-data sequence. Then, in the test mode, test terminal T is set to logic one so that shift register 515 feeds its output back to its input via multiplexer 510. To perform a margin test, sampler 505 samples input data Din. Comparison circuit 430 compares the resulting samples with the expected-data sequence provided by the first storage element in register 515. Any difference between the data sampled by the replica sampler 505 and the expected sequence from register 515 induces comparison circuit 430 to produce a logic one error signal on line ERR. Clocking circuitry, e.g. within CDR 520, can be adapted to control separately the recovered clock signals RCK1 and RCK2.
Receiver 600 includes a sampler 602 that, like sampler 105 of
Receiver 600 includes a multiplexer 605, a comparison circuit 610, and a dual-mode register 615. Multiplexer 605 conveys output signal Dout to register 615 in the operational mode. Thus configured, receiver 600 functions analogously to receiver 100 of
During margin testing, test signal T is set to logic one. In that case, multiplexer 605 provides the output of an XOR gate 620 to the input of register 615. The inclusion of XOR gate 620 and the path through multiplexer 605 converts register 615 into a linear-feedback shift register (LFSR) that provides a pseudo-random but deterministic sequence of bits to both the input of register 615 and comparison circuit 610. Also during the margin test, the same pseudo-random sequence produced by register 615 is provided on input terminal Din. This test sequence is applied one clock cycle ahead of the expected data in flip-flop D1 of register 615, so the DFE will reflect the appropriate data regardless of whether output data Dout is correct. The timing and reference voltage of sampler 602 can therefore be adjusted while monitoring output data Dout for errors without fear of collapsing the margin limits. Comparison circuit 610, an exclusive OR gate in this example, flags any mismatches between the output data and the expected data to identify errors.
In the example of
In the operational mode, multiplexers 715 and 720 both select their zero input. The input data Din captured by samplers 705 and 710 is thus conveyed to respective shift registers 725 and 730. The data in shift register 730 is the output data DATA of receiver 700, and is fed back to weighting circuit 735. For equalization feedback, all or a subset of the bits stored in the plurality of storage elements that make up shift register 730 are provided to weighting circuit 735. In one embodiment, shift registers 725 and 730 each store twenty bits. Of these, five bits from register 730 are conveyed to weighting circuit 735. The selected bits and their associated weighting are optimized for a given receiver. For a detailed discussion of methods and circuits for performing such optimization, see U.S. application Ser. No. 10/195,129 entitled “Selectable-Tap Equalizer,” by Zerbe et al., filed Jul. 12, 2002, which is incorporated herein by reference. The details of that reference pertain to the optimization of a number of novel receivers. The margining methods and circuits disclosed herein may be of use in any systems that employ historical data to reduce ISI.
Weighting circuit 735 produces a weighted sum of a plurality of historical bits and applies this sum to input terminal Din. This is the same general function provided by the DFE ladder circuit of
Weighting circuit 735 includes five amplifiers 745[0:4], each of which receives a bit from shift register 730. A weight-reference circuit 750 provides each amplifier 745 with a reference signal (e.g., a constant current) that determines the weight given to the associated bit. The output terminals of amplifiers 745[0:4] are connected to input terminal Din to provide a weighted sum of five historical data values from shift register 730. A current-controlled embodiment of an amplifier 745[i] is detailed below in connection with
In the margin-test mode, each of multiplexers 715 and 720 selects its “one” input. The output of sampler 705 is thus conveyed to shift register 730 and the output of sampler 710 is conveyed to shift register 725. Recall that a function of the margin-test mode is to provide expected data to the input of the DFE circuitry. In this case, the expected data is the input data sampled by sampler 705 and captured in shift register 730. A voltage-control signal CV2 and timing control signal CT2 allow a tester or test personnel to alter the reference voltage and received clock RCK2 as necessary to probe the margin boundaries for sampler 710. Similar control signals CV1 and CT1 afford similar control over sampler 705 and are set to appropriate levels to ensure sampler 705 correctly captures the input data.
During a margin test, erroneous data bits from sampler 710 pass through shift register 725. Comparison circuit 755 therefore produces a logic-one error signal on line ERR. In this embodiment, it is not necessary to store expected data in advance or to provide a dedicated source of expected data. Instead, the expected data is derived from input data on terminal Din sampled by sampler 705. The sampler used to produce output data in the operational mode, sampler 710, is the same register subjected to the margin test. Testing the receive circuitry, as opposed to a replica, is advantageous because it provides a more accurate reading of the actual receive-circuitry performance. Also important, sampler 705 can be margined in a normal operating mode, assuming that it has independent timing and voltage control relative to sampler 710. Sampler 705 can also be margin tested and the respective sample point (voltage and timing) centered in the data eye prior to margin testing sampler 710.
Receiver 700 of
In addition to the components discussed above in relation to the margin-testing methods and circuits, receiver 700 includes a CDR circuit 756 and an equalizer clock generator 759. Samplers 705 and 710 sample incoming data signal Din in response to respective receive-clock signals RCK1 and RCK2, both the which are derived from a reference clock RCLK. The samples taken by sampler 710 are shifted into register 730, where they are stored for parallel output via output bus DATA to some application logic (not shown) and to CDR circuit 756.
Receive clock signal RCLK includes multiple component clock signals, including a data clock signal and its complement for capturing even and odd phase data samples, and an edge clock signal and a complement edge clock signal for capturing edge samples (i.e., transitions of the data signal between successive data eyes). The data and edge samples are shifted into shift registers 725 and 730. Samples in register 730 are then supplied as parallel words (i.e., a data word and an edge word) to a phase control circuit 761 within CDR circuit 756. Phase control circuit 761 compares adjacent data samples (i.e., successively received data samples) within a data word to determine when data signal transitions have taken place, then compares an intervening edge sample with the preceding data sample (or succeeding data sample) to determine whether the edge sample matches the preceding data sample or succeeding data sample. If the edge sample matches the data sample that precedes the data signal transition, then the edge clock is deemed to be early relative to the data signal transition. Conversely, if the edge sample matches the data sample that succeeds the data signal transition, then the edge clock is deemed to be late relative to the data signal transition. Depending on whether a majority of such early/late determinations indicate an early or late edge clock (i.e., there are multiple such determinations due to the fact that each edge word/data word pair includes a sequence of edge and data samples), phase control circuit 761 asserts an up signal (UP) or down signal (DN). If there is no early/late majority, neither the up signal nor the down signal is asserted.
Each of a pair of mix logic circuits 763 and 765 receives a set of phase vectors 767 (i.e., clock signals) from a reference loop circuit 769 and respective timing control signals CT1 and CT2 as noted above. The phase vectors have incrementally offset phase angles within a cycle of a reference clock signal. For example, in one embodiment the reference loop outputs a set of eight phase vectors that are offset from one another by 45 degrees (i.e., choosing an arbitrary one of the phase vectors to have a zero degree angle, the remaining seven phase vectors have phase angles of 45, 90, 135, 180, 225, 270, and 315 degrees). Mix logic circuits 763 and 765 maintain respective phase count values, each of which includes a vector-select component to select a phase-adjacent pair of the phase vectors (i.e., phase vectors that bound a phase angle equal to 360°/N, where N is the total number of phase vectors), and an interpolation component (INT). The interpolation component INT and a pair of phase vectors V1 and V2 are conveyed from each of mix logic circuits 763 and 765 to respective receive-clock mixer circuits 770 and 772. Mixer circuits 770 and 772 mix their respective pairs of phase vectors according to the interpolation component INT to generate complementary edge clock signals and complementary data clock signals that collectively constitute first and second receive-clock signals RCK1 and RCK2, which serve as input clocks for samplers 705 and 710, respectively. Timing control signals CT1 and CT2 facilitate independent control of the timing of clock signals RCK1 and RCK2.
Mix logic circuit 765 increments and decrements the phase count value in response to assertion of the up and down signals, respectively, thereby shifting the interpolation of the selected pair of phase vectors (or, if a phase vector boundary is crossed, selecting a new pair of phase vectors) to retard or advance incrementally the phase of the receive clock signal. For example, when the phase control logic 761 determines that the edge clock leads the data transition and asserts the up signal, mix logic 765 increments the phase count, thereby incrementing the interpolation component INT of the count and causing mixer 772 to incrementally increase the phase offset (retard the phase) of receive-clock signal RCK1. At some point, the phase control signal output begins to dither between assertion of the up signal and the down signal, indicating that edge clock components of the receive clock signal have become phase aligned with the edges in the incoming data signal. Mix logic 763 and mixer 770 are analogous to mix logic 765 and 772, but control the receive clock RCK1 to sampler 705. These redundant circuits are provided so the receive-clock timing to samplers 705 and 710 can be independently adjusted during margin testing.
The equalizer clock generator 759 receives the phase vectors 767 from the reference loop 769 and includes mix logic 774 and an equalizer clock mixer 776, which collectively operate in the manner described above in connection with mix logic 765 and mixer 772. That is, mix logic 774 maintains a phase count value that is incrementally adjusted up or down in response to the up and down signals from the phase control circuit 761. The mix logic selects a phase-adjacent pair of phase vectors 767 based on a vector select component of the phase count. The mix logic then outputs the selected vectors (V1, V2) and interpolation component of the phase count (INT) to the equalizer clock mixer 776. Clock mixer 776 mixes the selected vectors in accordance with the interpolation component of the phase count to generate the equalizer clock signal EQCLK. The equalizer clock signal, which may include complementary component clock signals, is provided to weighting circuit 735 (or another type of equalization circuit) to time the output of equalizing signals onto data input terminal Din.
Buffer 800 receives one of five differential feedback signals (EQDin[i] and /EQDin[i]) and the differential clock signal (EQCLK and/EQCLK) from mixer 776. Reference circuit 750 provides a reference voltage EQWi that determines the current through buffer 800, and consequently the relative weight of the selected feedback data bit.
The above-described embodiments are adapted for use in receivers of various types. The embodiment of
Receivers 700 and 900, detailed in connection with respective
Margin Mapping (Shmoo Plots)
To perform a margin test, reference voltage RefB and reference clock ClkB are adjusted along their respective Y and X axes to sample data symbols at each coordinate one or more times to probe the boundaries of eye 1030. Margins are detected when XOR gate 1015 produces a logic one, indicating that sampler 1010 produced different data than sampler 1005. Shmoo circuit 1025 correlates errors with the respective reference voltage RefB and clock signal ClkB for sampler 1010 and stores the resulting X-Y coordinates. Care should be taken to ensure proper clock-domain crossing of the two reference clocks ClkA and ClkB to prevent data samplers 1005 and 1010 from sampling different data eyes (e.g., to prevent respective samplers from sampling different ones of two successive data symbols). Signals RefB and ClkB can be interchanged with respective signals RefA and ClkA in
Plot 1050 can be used in a number of ways. Returning to
Plot 1050 can also be used to establish different margins depending upon the allowable bit-error rate (BER) for the communication channel of interest. Different communication schemes afford different levels of error tolerance. Communications channels can therefore be optimized using margin data gathered in the manner depicted in
Adaptive Margining
Some embodiments detect and maintain margins without storing the shmoo data graphically depicted in
As is conventional, DDR receivers receive data on two clock phases: an odd clock phase Clk_O and an even clock phase Clk_E. Receiver 1200 represents the portion of a DDR receiver that captures incoming data using the odd clock phase Clk_O. Signals specific to only one of the clock phases are indicated by the suffix “_E” or “_O” to designate an even or odd phase, respectively. Samplers 1205, 1206, and 1207 are portions of the “odd” circuitry. Similar samplers are provided for the even circuitry but are omitted here for brevity. The odd and even clock phases of a DDR high-speed serial input signal can be shmooed separately or in parallel.
Receiver 1200 enters a shmoo mode at the direction of the external tester. Shmoo select signals Shm[1:0] then cause multiplexer 1220 to connect the output of one of XOR gates 1215 to the input of error-capturing logic 1225. The following example assumes multiplexer 1220 selects error signal Err1 to perform margin tests on sampler 1205. Margin tests for the remaining samplers 1206 and 1207 are identical.
The external tester initiates a shmoo test cycle by issuing a rising edge on terminal Start. In response, control logic 1230 forces a signal Running high and resets a ones detector 1235 within error-capturing logic 1225 by asserting a reset signal RST. When signal Start goes low, control logic 1230 enables ones detector 1235 for a specified number of data clock cycles—the “shmoo-enable interval”—by asserting an enable signal EN. When period-select signal PeriodSel is zero, the number of data clock cycles in the shmoo-enable interval is 160 (320 symbol periods). When signal PeriodSel is one, the number of data clock cycles in the shmoo-enable interval is 128 (256 symbol periods).
The lower-most sampler 1208, in response to control signals from the external tester, shmoos the margins for the sampler 1205 selected by multiplexer 1220. The shmooing process is similar to that described above in connection with
The upper-most XOR gate 1215 produces a logic one if, during the shmoo-enable interval, one or more bits from sampler 1205 mismatches the corresponding bit from sampler 1208. A flip-flop 1240 captures and conveys this logic one to ones detector 1235. At the end of the shmoo-enable interval, controller 1230 brings signal Running low and holds that state of signal Err_O. A logic one error signal Err_O indicates to the tester that at least one mismatch occurred during the shmoo-enable interval, whereas a logic zero indicates the absence of mismatches.
The shmoo interval can be repeated a number of times, each time adjusting at least one of reference voltage RefD and clock CLKB, to probe the margins of input data Din. A shmoo plot similar to that of
Control logic 1230 does not interfere with the normal operation of receiver 1200, so shmooing can be performed for any type of input data Din. Also advantageous, receiver 1200 allows for the capture of real data eyes under various operating conditions, and can be used to perform in-system margin tests.
Other embodiments repeat the process a number of times for each of an array of voltage/time data points to derive margin statistics that relate the probability of an error for various sample points within a given data eye. Still other embodiments replace ones detector 1235 with a counter that issues an error sum count for each shmoo-enable interval.
In one embodiment, receiver 1200 samples four-level, pulse-amplitude-modulated (4-PAM) signals presented on terminal Din, in which case each of samplers 1205-1207 samples the input data symbols using a different reference voltage level. In general, the methods and circuits described herein can be applied to N-PAM signaling schemes, where N is at least two. Such systems typically include N−1 samplers for each data input node.
Data filter 1305 includes a series of N data registers 1310 that provide a sequence of data samples Dout to a pattern-matching circuit 1315. In this case N is three, but N may be more or fewer. Data filter 1305 also includes a series of M (e.g., two) error registers 1320 that convey a sequence of error samples to an input of an AND gate 1325. AND gate 1325 only passes the error signals from registers 1320 as filtered error signal ErrFil if pattern-matching circuit 1315 asserts an error-valid signal ErrVal on the other input of AND gate 1325. Pattern-matching circuit 1315 asserts signal ErrVal only if the pattern presented by registers 1310 matches some predetermined pattern or patterns stored in pattern-matching circuit 1315. In one embodiment external test circuitry (not shown) controls the patterns provided by matching circuit 1315. Other embodiments support in-system testing with one or more patterns provided internally (e.g., on the same semiconductor chip).
Some of the foregoing embodiments employ an additional sampler to probe the margins of a given data input. Some receiver architectures already include the requisite additional sampler, to support additional signaling modes, for example. Other embodiments may be adapted to include one or more additional “monitor” samplers.
While the present invention has been described in connection with specific embodiments, variations of these embodiments will be obvious to those of ordinary skill in the art. Moreover, unless otherwise defined, terminals, lines, conductors, and traces that carry a given signal fall under the umbrella term “node.” In general, the choice of a given description of a circuit node is a matter of style and is not limiting. Likewise, the term “connected” is not limiting unless otherwise defined. Some components are shown directly connected to one another while others are shown connected via intermediate components. In each instance, the method of interconnection establishes some desired electrical communication between two or more circuit nodes, or terminals. Such communication may often be accomplished using a number of circuit configurations, as will be understood by those of skill in the art. Furthermore, only those claims specifically reciting “means for” or “step for” should be construed in the manner required under the sixth paragraph of 35 U.S.C. section 112. Therefore, the spirit and scope of the appended claims should not be limited to the foregoing description.
Number | Name | Date | Kind |
---|---|---|---|
3895349 | Robson | Jul 1975 | A |
4060792 | van Heyningen | Nov 1977 | A |
4149038 | Pitroda et al. | Apr 1979 | A |
4285046 | Henry | Aug 1981 | A |
4397029 | Satorius et al. | Aug 1983 | A |
4449102 | Frazer | May 1984 | A |
4456922 | Balaban et al. | Jun 1984 | A |
4475210 | Couch | Oct 1984 | A |
4573170 | Melvin, Jr. et al. | Feb 1986 | A |
4606052 | Hirzel et al. | Aug 1986 | A |
4695969 | Sollenberger | Sep 1987 | A |
4727540 | Lacroix | Feb 1988 | A |
4756011 | Cordell | Jul 1988 | A |
4823026 | Hanson | Apr 1989 | A |
4864590 | Arnon et al. | Sep 1989 | A |
5191462 | Gitlin et al. | Mar 1993 | A |
5197062 | Picklesimer | Mar 1993 | A |
5228042 | Gauthier et al. | Jul 1993 | A |
5325397 | Scholz et al. | Jun 1994 | A |
5331663 | Kurokami | Jul 1994 | A |
5367476 | Elliott | Nov 1994 | A |
5369755 | Berkovich | Nov 1994 | A |
5459762 | Wang et al. | Oct 1995 | A |
5475710 | Ishizu et al. | Dec 1995 | A |
5483676 | Mahany | Jan 1996 | A |
5499268 | Takahashi | Mar 1996 | A |
5506874 | Izzard et al. | Apr 1996 | A |
5539774 | Nobakht et al. | Jul 1996 | A |
5587709 | Jeong | Dec 1996 | A |
5602602 | Hulyalkar | Feb 1997 | A |
5602709 | Al-Dabbagh | Feb 1997 | A |
5610598 | Buchwitz et al. | Mar 1997 | A |
5636249 | Roither | Jun 1997 | A |
5732089 | Negi | Mar 1998 | A |
5761212 | Foland, Jr. | Jun 1998 | A |
5761216 | Sotome | Jun 1998 | A |
5802073 | Platt | Sep 1998 | A |
5850422 | Chen | Dec 1998 | A |
5896391 | Solheim et al. | Apr 1999 | A |
5896392 | Ono et al. | Apr 1999 | A |
5917856 | Torsti | Jun 1999 | A |
5949819 | Bjarnason et al. | Sep 1999 | A |
5966262 | Brickner et al. | Oct 1999 | A |
5999022 | Iwata | Dec 1999 | A |
6003118 | Chen | Dec 1999 | A |
6005731 | Foland, Jr. et al. | Dec 1999 | A |
6016379 | Bulow | Jan 2000 | A |
6031866 | Oler et al. | Feb 2000 | A |
6052248 | Reed et al. | Apr 2000 | A |
6055119 | Lee | Apr 2000 | A |
6055281 | Hendrickson | Apr 2000 | A |
6055297 | Terry | Apr 2000 | A |
6057730 | Yamamoto | May 2000 | A |
6100834 | Lewyn | Aug 2000 | A |
6111831 | Alon et al. | Aug 2000 | A |
6154659 | Jalali | Nov 2000 | A |
6160790 | Bremer | Dec 2000 | A |
6178213 | McCormack et al. | Jan 2001 | B1 |
6201829 | Schneider | Mar 2001 | B1 |
6222380 | Gerowitz et al. | Apr 2001 | B1 |
6230022 | Sakoda | May 2001 | B1 |
6252536 | Johnson et al. | Jun 2001 | B1 |
6256342 | Schlag et al. | Jul 2001 | B1 |
6260166 | Bhavsar et al. | Jul 2001 | B1 |
6289045 | Hasegawa et al. | Sep 2001 | B1 |
6292116 | Wang | Sep 2001 | B1 |
6295152 | Wedding | Sep 2001 | B1 |
6307696 | Bishop et al. | Oct 2001 | B1 |
6307883 | Kanada et al. | Oct 2001 | B1 |
6307884 | Du et al. | Oct 2001 | B1 |
6331787 | Whitworth et al. | Dec 2001 | B1 |
6339387 | Koga | Jan 2002 | B1 |
6345109 | Souma et al. | Feb 2002 | B1 |
6378079 | Mullarkey | Apr 2002 | B1 |
6396953 | Abbey | May 2002 | B1 |
6421801 | Maddux | Jul 2002 | B1 |
6430715 | Myers et al. | Aug 2002 | B1 |
6438187 | Abbey | Aug 2002 | B1 |
6459727 | Cho et al. | Oct 2002 | B1 |
6459728 | Bar-David et al. | Oct 2002 | B1 |
6463109 | McCormack | Oct 2002 | B1 |
6493394 | Tamura | Dec 2002 | B2 |
6536003 | Gaziello et al. | Mar 2003 | B1 |
6549595 | Den Besten et al. | Apr 2003 | B1 |
6606041 | Johnson | Aug 2003 | B1 |
6625769 | Huott et al. | Sep 2003 | B1 |
6631486 | Komatsu | Oct 2003 | B1 |
6650698 | Liau | Nov 2003 | B1 |
6654926 | Raphaeli et al. | Nov 2003 | B1 |
6671842 | Phan et al. | Dec 2003 | B1 |
6671847 | Chao et al. | Dec 2003 | B1 |
6674998 | Prentice | Jan 2004 | B2 |
6691260 | Ueno | Feb 2004 | B1 |
6735710 | Yoshikawa | May 2004 | B1 |
6762560 | Guosheng | Jul 2004 | B1 |
6798241 | Bauer et al. | Sep 2004 | B1 |
6807229 | Kim et al. | Oct 2004 | B1 |
6816558 | Piirainen et al. | Nov 2004 | B2 |
6864715 | Bauer et al. | Mar 2005 | B1 |
6907065 | Kim | Jun 2005 | B2 |
6947480 | Beale et al. | Sep 2005 | B2 |
6961520 | Grau et al. | Nov 2005 | B2 |
6968134 | Wiesmann et al. | Nov 2005 | B1 |
6987804 | Buchali et al. | Jan 2006 | B2 |
6996202 | McCormack et al. | Feb 2006 | B2 |
7010024 | Eerola et al. | Mar 2006 | B1 |
7020227 | Wang et al. | Mar 2006 | B1 |
7027544 | Vaucher | Apr 2006 | B2 |
7058150 | Buchwald et al. | Jun 2006 | B2 |
7072414 | Lui et al. | Jul 2006 | B1 |
7099410 | Chennakeshu et al. | Aug 2006 | B1 |
7130366 | Phanse et al. | Oct 2006 | B2 |
7142623 | Sorna | Nov 2006 | B2 |
7184477 | Haunstein et al. | Feb 2007 | B2 |
7188261 | Tobias et al. | Mar 2007 | B1 |
7203257 | Filmoff et al. | Apr 2007 | B2 |
7209525 | Laturell et al. | Apr 2007 | B2 |
7254345 | Suzaki et al. | Aug 2007 | B2 |
7292629 | Zerbe et al. | Nov 2007 | B2 |
7362800 | Zerbe | Apr 2008 | B1 |
7363563 | Hissen et al. | Apr 2008 | B1 |
7443913 | Bhakta et al. | Oct 2008 | B2 |
7471691 | Black et al. | Dec 2008 | B2 |
7822113 | Tonietto et al. | Oct 2010 | B2 |
8140775 | Chatterjee et al. | Mar 2012 | B1 |
8416902 | Kyles et al. | Apr 2013 | B2 |
8861667 | Zerbe | Oct 2014 | B1 |
20010016929 | Bonneau et al. | Aug 2001 | A1 |
20010021987 | Govindarajan et al. | Sep 2001 | A1 |
20010031028 | Vaucher | Oct 2001 | A1 |
20010040922 | Buchali et al. | Nov 2001 | A1 |
20010043658 | Voorman et al. | Nov 2001 | A1 |
20010055335 | Agazzi et al. | Dec 2001 | A1 |
20020016932 | Kushiyama | Feb 2002 | A1 |
20020044618 | Buchwald et al. | Apr 2002 | A1 |
20020060820 | Buchali | May 2002 | A1 |
20020064241 | Muellner et al. | May 2002 | A1 |
20020073373 | Nakao | Jun 2002 | A1 |
20020085656 | Lee et al. | Jul 2002 | A1 |
20020094055 | Cranford, Jr. et al. | Jul 2002 | A1 |
20020122516 | Kilani | Sep 2002 | A1 |
20020131531 | Matsumoto et al. | Sep 2002 | A1 |
20020138800 | Kim et al. | Sep 2002 | A1 |
20020146084 | Cranford, Jr. et al. | Oct 2002 | A1 |
20020181575 | Birru | Dec 2002 | A1 |
20020194539 | Ellis et al. | Dec 2002 | A1 |
20020196883 | Best et al. | Dec 2002 | A1 |
20030002186 | Bliss et al. | Jan 2003 | A1 |
20030007584 | Wedding | Jan 2003 | A1 |
20030043899 | Lai | Mar 2003 | A1 |
20030058428 | Jun et al. | Mar 2003 | A1 |
20030058970 | Hamre et al. | Mar 2003 | A1 |
20030067975 | Yamakura et al. | Apr 2003 | A1 |
20030084385 | Zerbe et al. | May 2003 | A1 |
20030088818 | Manning | May 2003 | A1 |
20030095619 | Vallet et al. | May 2003 | A1 |
20030112909 | Best et al. | Jun 2003 | A1 |
20030135768 | Knee et al. | Jul 2003 | A1 |
20030142740 | Haunstein et al. | Jul 2003 | A1 |
20030200490 | Goudie | Oct 2003 | A1 |
20030223489 | Smee et al. | Dec 2003 | A1 |
20040001566 | Gregorius et al. | Jan 2004 | A1 |
20040022337 | Moll | Feb 2004 | A1 |
20040032904 | Orlik et al. | Feb 2004 | A1 |
20040076228 | Park et al. | Apr 2004 | A1 |
20040091041 | Shanbhag et al. | May 2004 | A1 |
20040114698 | Barrett et al. | Jun 2004 | A1 |
20040120407 | Searles et al. | Jun 2004 | A1 |
20040123177 | Ooishi | Jun 2004 | A1 |
20040203559 | Stojanovic | Oct 2004 | A1 |
20040208266 | Lenosky | Oct 2004 | A1 |
20040213504 | Bryson | Oct 2004 | A1 |
20040234014 | Chen | Nov 2004 | A1 |
20040264615 | Ho et al. | Dec 2004 | A1 |
20050134306 | Stojanovic et al. | Jun 2005 | A1 |
20050259726 | Farjad-rad | Nov 2005 | A1 |
20060067391 | Garlepp | Mar 2006 | A1 |
20060132339 | Alon et al. | Jun 2006 | A1 |
20070002990 | Lee et al. | Jan 2007 | A1 |
20070147566 | Laturell et al. | Jun 2007 | A1 |
20080037693 | Andrus et al. | Feb 2008 | A1 |
20080181289 | Moll | Jul 2008 | A1 |
20090019326 | Boudon et al. | Jan 2009 | A1 |
20100232797 | Cai | Sep 2010 | A1 |
20100232809 | Cai | Sep 2010 | A1 |
20110169540 | Kyles et al. | Jul 2011 | A1 |
20120224621 | Stojanovic et al. | Sep 2012 | A1 |
Number | Date | Country |
---|---|---|
19914793 | Oct 2000 | DE |
10241848 | Mar 2004 | DE |
1127423 | Aug 2001 | EP |
1134668 | Sep 2001 | EP |
1143654 | Oct 2001 | EP |
1315327 | May 2003 | EP |
WO-2000-027065 | May 2000 | WO |
WO-2002-093821 | Nov 2002 | WO |
Entry |
---|
U.S. Appl. No. 10/441,461, filed May 20, 2003, Chen, Fred F. |
U.S. Appl. No. 10/815,604, filed Mar. 31, 2004, Ho et al. |
Alfke, Peter, “Efficient Shift Registers, LFSR Counters, and Long Pseudo-Random Sequence Generators,” Xilinx Application Note, XAPP 052, version 1.1, Jul. 7, 1996. 6 pages. |
Augeh et al., “Decision-Feedback Equalization of Pulse-Position Modulation on Measured Nondirected Indoor Infrared Channels,” IEEE Transactions on Communications, vol. 47, No. 4, Apr. 1999, pp. 500-503. 4 pages. |
Cova et al., “Characterization of Individual Weights in Transversal Filters and Application to CCD's,” IEEE Journal of Solid-State Circuits, vol. SC-17, No. 6, Dec. 1982, pp. 1054-1061. 8 pages. |
Cypress Semiconductor Corporation, “HOTLink™ Built-In Self-Test (GIST),” Mar. 11, 1999. 13 pages. |
Dally et al., “Multi-gigabit Signaling with CMOS,” DARPA funded presentation, May 12, 1997. 26 pages. |
Degen et al., “Comparative Study of Efficient Decision-Feedback Equalization Schemes for MIMO Systems,” Feb. 2002, Institute of High Frequency Technology, RWTH Aachen, Germany. 7 pages. |
Ellermeyer et al., “A 10-Gb/s Eye-Opening Monitor IC for Decision-Guided Adaptation of the Frequency Response of an Optical Receiver,” IEEE Journal of Solid-State Circuits, vol. 35, No. 12, Dec. 2000, pp. 1958-1963. 6 pages. |
Ereifej et al., “Intersymbol Interference and Timing Jitter Measurements in a 40-Gb/s Long-Haul Dispersion-Managed Soliton System,” IEEE Photonics Technology Letters, vol. 14, No. 3, Mar. 2002, pp. 343-345. 3 pages. |
Farber et al., “Wide-Band Network Characterization by Fourier Transformation of Time-Domain Measurements,” IEEE Journal of Solid-State Circuits, vol. SC-4, No. 4, Aug. 1969, pp. 231-235. 5 pages. |
Granberg, Tom, “Handbook of Digital Techniques for High-Speed Design,” Prentice Hall Modern Semiconductor Design Series, Copyright 2004 by Pearson Education, Inc. 12 pages. |
Gupta et al., “Computationally Efficient Version of the Decision Feedback Equalizer.” Sep. 1998. 4 pages. |
Horowitz, Mark, “Lecture 15: Transmitter and Receiver Design,” Computer Systems Laboratory—Stanford University, Copyright 2000, pp. 15-1 to 15-35. 35 pages. |
Ikawa et al., “Modeling of High-Speed, Large-Signal Transistor Switching Transcients from s-Parameter Measurements,” IEEE Journal of Solid-State Circuits, vol. SC-17, No. 2, Apr. 1982, pp. 299-305. 7 pages. |
Information Disclosure Statement submitted on Feb. 12, 2010 re U.S. Appl. No. 12/606,159. 3 pages. |
Klein, B., “Use LFSRs to Build Fast FPGA-Based Counters,” Electronic Design, pp. 87-100, Mar. 21, 1994. 7 pages. |
Koeter, John, “What's an LFSR?” Texas Instruments, SCTA036A, Dec. 1996, pp. iii-iv, 1-7. 12 pages. |
Leibowitz, Brian, U.S. Appl. No. 12/558,133, filed Sep. 11, 2009, Office Action dated Jan. 24, 2012. 17 pages. |
Leibowitz, Brian, U.S. Appl. No. 12/558,133, filed Sep. 11, 2009, Office Action dated Jun. 26, 2012. 12 pages. |
Leibowitz, Brian, U.S. Appl. No. 12/558,133, filed Sep. 11, 2009, Office Action re Restriction Requirement dated Nov. 25, 2011. 6 pages. |
Leibowitz, Brian, U.S. Appl. No. 12/558,133, filed Sep. 11, 2009, Response dated Oct. 16, 2012 to the Office Action dated Jun. 26, 2012. 7 pages. |
Leibowitz, Brian, U.S. Appl. No. 12/558,133, filed Sep. 11, 2009, Response dated Apr. 17, 2012 to the Office Action dated Jan. 24, 2012. 8 pages. |
Leibowitz, Brian, U.S. Appl. No. 12/558,133 filed Sep. 11, 2009, Amendment in Response to Restriction Requirement dated Dec. 7, 2011. 5 Pages. |
LMO Test Systems, Inc., “SHMOO User's Guide,” 500 Semiconductor Production Test System, Copyright © 1998-2001, Last Revised Apr. 2001, pp. 1-28. 30 pages. |
Maxfield, C., “The Ouroboros of the Digital Consciousness: Linear-Feedback-Shift Registers,” EDN, pp. 135-142, Jan. 4, 1996. 6 pages. |
Pfaff, A., “Test High-Speed Drivers With Bursts and Pseudorandom Bit Patterns,” EDN, pp. 133-136, May 12, 1994. 3 pages. |
Sato et al., “Accurate In Situ Measurement of Peak Noise and Delay Change Induced by Interconnect Coupling,” IEEE Journal of Solid-State Circuits, vol. 36, No. 10, Oct. 2001, pp. 1587-1591. 5 pages. |
Sohn, Young-Soo et al., “A 1.35Gbps Decision Feedback Equalizing Receiver for the SSTL SDRAM Interface With 2X Over-Sampling Phase Detector for Skew Compensation Between Clock and Data”, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, San Jose, CA, USA, Sep. 24-24, 2003, pp. 787-790 (Year: 2003), 4 Pages. |
Soumyanath et al., “Accurate On-Chip Interconnect Evaluation: A Time-Domain Technique,” IEEE Journal of Solid-State Circuits, vol. 34, No. 5, May 1999, pp. 623-631. 14 pages. |
Stojanovic et al., “Modeling and Analysis of High-Speed Links,” Research Supported by the MARCO Interconnect Focus Center and Rambus, Inc., Sep. 21, 2003. 8 pages. |
Stojanovic, Vladimir, U.S. Appl. No. 12/606,159, filed Oct. 26, 2009, Information Disclosure Statement dated Jan. 26, 2011. 3 Pages |
Number | Date | Country | |
---|---|---|---|
Parent | 16228470 | Dec 2018 | US |
Child | 16930526 | US | |
Parent | 15368805 | Dec 2016 | US |
Child | 16228470 | US | |
Parent | 14817607 | Aug 2015 | US |
Child | 15368805 | US | |
Parent | 14333665 | Jul 2014 | US |
Child | 14817607 | US | |
Parent | 13967530 | Aug 2013 | US |
Child | 14333665 | US | |
Parent | 12606159 | Oct 2009 | US |
Child | 13967530 | US | |
Parent | 10815604 | Mar 2004 | US |
Child | 12606159 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 10441461 | May 2003 | US |
Child | 10815604 | US |