C. Pixley, "A Computational Theory and Implementation of Sequential Hardware Equivalence", DIMACS Series in Discrete Mathematics and Theoretical Computer Science, vol. 3, 1991, pp. 293-320. |
H. Cho et al., "ATPG Aspects of FSM Verification", Proceedings of the IEEE International Conference on Computer-Aided Design, pp. 134-136, Nov. 1990. |
Hiroaki Iwashita et al., "Automatic Test Program Generation for Pipelined Processors", IEEE/ACM International Conference on CAD-94, Nov. 6-10, 1994, pp. 580-583. |
David E. Long, "Model Checking, Abstraction, and Compositional Verification", submitted to the Thesis Committee at the School of Computer Science, Pittsburgh, PA, Jul. 1993, pp. 131-141. |
Randal E. Bryant, "Graph-Based Algorithm for Boolean Function Manipulation", IEEE Transactions On Computers, vol. C-35, No. 8, Aug. 1986, pp. 655-691. |
Randal E. Bryant, "Symbolic Boolean Manipulation with Ordered Binary-Decision Diagrams", ACM Computing Surveys, vol. 24, No. 3, Sep. 1992, pp. 293-318. |
Karl S. Brace et al., "Efficient Implementation of a BDD Package", 1990 27th IEEE/ACM Design Automation Conference, Paper 3.1, pp. 40-45. |
Richard Rudell, "Dynamic Variable Ordering for Ordered Binary Decision Diagrams", IEEE/ACM International Conf. On CAD-93, Nov. 7-11, 1993, pp. 42-47. |
Hyunwoo Cho et al., "Synchronizing Sequences and Symbolic Traversal Techniques in Test Generation", Journal of Electronic Testing:Theory and Applications, 4, 19-31 (1993), pp. 19-31. |
Jerry R. Burch, et al., "Symbolic Model Checking for Sequential Circuit Verification", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 13, No. 4, Apr. 1994, pp. 401-424. |
Olivier Coudert et al., "Verification of Sequential Machines Using Boolean Functional Vectors", Formal VLSI Correctness Verification, Elsevier Science Publishers, The Netherlands, 1990, pp. 179-197. |
J.R. Burch et al., "Representing Circuits More Efficiently in Symbolic Model Checking", 1991 28th ACM/IEEE Design Automation Conference, Paper 24.3, pp. 403-407. |
E.Clarke et al., "Efficient Generation of Counterexamples and Witnesses in Symbolic Model Checking", SRC Pub. C94564, Contract 94-DJ-294, Nov. 1994, pp. 1-15. |
E.M. Clarke et al., "Automatic Verification of Finite-State Concurrent Systems Using Temporal Logic Specifications", Apr. 1986 ACM Transactions on Programming Languages and Systems, vol.8, No.2, pp. 244-263. |
Sharad Malik et al., "Logic Verification using Binary Decision Diagrams in a Logic Synthesis Environment", IEEE International Conference On Computer-Aided Design, Nov.7-10, 1988, pp. 6-8. |