This invention relates to memory circuitry and to methods of forming memory circuitry.
Memory circuitry in semiconductor fabrication is formed to include an array area where individual memory cells are typically fabricated in a dense repeating pattern, and a peripheral area where peripheral circuitry which is operatively configured to write to and read from the memory array is fabricated. Peripheral circuitry and array circuitry are typically largely fabricated at the same time. Further the memory cell capacitors within the memory array are commonly fabricated to be vertically elongated, sometimes in the shape of cups or containers, in order to maximize the available surface area for individual capacitors for storage capacitance. The electronic components or devices of the peripheral circuitry are not typically as vertically elongated, thereby creating topography problems in the fabrication due to portions of the memory array circuitry being fabricated significantly elevationally higher than portions of the peripheral circuitry.
The invention was principally motivated in addressing or overcoming problems associated with this issue, and in the fabrication of capacitor-over-bit line dynamic random access memory circuitry. However, the invention is in no way so limited, and is applicable without limitation to these problems or objectives, with the invention only being limited by the accompanying claims appropriately interpreted in accordance with the doctrine of equivalents.
The invention comprises memory circuitry and methods of forming memory circuitry. In but one implementation, a method of forming memory circuitry having a memory array having a plurality of memory capacitors and having peripheral memory circuitry operatively configured to write to and read from the memory array, includes forming a dielectric well forming layer over a semiconductor substrate. A portion of the well forming layer is removed effective to form at least one well within the well forming layer. An array of memory cell capacitors is formed within the well. The peripheral memory circuitry is formed laterally outward of the well forming layer memory array well.
In one implementation, a dielectric well forming layer is formed over a semiconductor substrate. A portion of the well forming layer is removed effective to form at least one well within the well forming layer. A capacitor storage node forming layer is formed within the well. An array of capacitor storage node openings is formed within the capacitor storage node forming layer within the well. Capacitor storage node electrodes are formed within the capacitor storage node forming layer openings. After forming the capacitor storage node electrodes, at least some of the capacitor storage node forming layer is removed from within the well. Peripheral memory circuitry is formed laterally outward of the well.
In one implementation, memory circuitry includes a semiconductor substrate. A plurality of word lines is received over the semiconductor substrate. An insulative layer is received over the word lines and the substrate. The insulative layer has at least one well formed therein. The well has a base received over the word lines. The well peripherally defines an outline of a memory array area. Area peripheral to the well includes memory peripheral circuitry area. A plurality of memory cell storage capacitors is received within the well over the word lines. Peripheral circuitry is received within the peripheral circuitry area and is operatively configured to write to and read from the memory array.
Other implementations are contemplated.
Preferred embodiments of the invention are described below with reference to the following accompanying drawings.
This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8).
Referring initially to
In only a preferred embodiment, dynamic random access memory circuitry is fabricated and described. Semiconductor wafer fragment 10 comprises a bulk monocrystalline substrate 12 having an array of word lines 14 formed thereover. Such are shown as comprising a gate oxide layer 16, an overlying conductively doped polysilicon layer 18, an overlying silicide layer 20, and an insulative cap 22. Anisotropically etched insulative sidewall spacers 23 are received about word lines 14. Capacitor storage node plugs 24 are received between the illustrated word lines, and constitute exemplary storage node contact locations as will be apparent from the continuing discussion. An array of digit lines 26 (
A dielectric well forming layer 30 is formed over semiconductor substrate 12 over word lines 14 and bit lines 26. An example preferred material includes doped silicon dioxide, such as borophosphosilicate glass (BPSG) deposited to an exemplary thickness range of from about 10,000 Angstroms to about 30,000 Angstroms, and is preferably composed to consist essentially of a doped silicon dioxide. Preferably, as shown, such comprises an outer planar surface 32.
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Such provides but one example of forming an array of memory cell capacitors within well 34 over word lines 14 and digit lines 26. Peripheral circuitry 55 is formed within peripheral circuit area 36 and is operatively designed and configured to write to and read from the memory array, as is conventional or as yet-to-be-developed. Exemplary existing peripheral dynamic random access memory circuitry includes sense amplifier elements, equilibration and bias circuits, isolation devices, input/output transistors, etc. Exemplary devices 55 are shown only diagrammatically, as the peripheral circuitry placement, not the actual circuitry itself, is only what is germane to aspects of this invention.
Referring to
The illustrated exemplary embodiment, by way of example only and in no way by way of limitation, effectively elevationally recesses the memory array and thereby the vertically elongated memory array capacitors compared to the memory peripheral circuitry area. The outer surface of insulative layer 39/30 thereby provides a base which is preferably elevationally proximate or coincident with the tops of the storage nodes of the memory cell capacitors upon or through which the peripheral circuitry can be fabricated.
Further, the illustrated exemplary embodiment, by way of example only and not by way of limitation, also facilitates prevention of an existing processing problem known as oxidation punch-through. Punch-through results from oxygen penetration into lower substrate areas during wafer fabrication and undesired oxidation of underlying conductive components. Prior art capacitor fabrication methods have typically contended with punch-through by the silicon nitride barrier function of the capacitor dielectric material which typically comprises at least part of the capacitor dielectric layer. The nitride serves as a barrier to oxygen diffusion in subsequent steps which can undesirably form insulative oxides on circuitry material. Yet existing designs continue to push the effective thickness of the capacitor dielectric silicon nitride layer ever thinner such that suitable nucleation all over the wafer and barrier properties typically will not occur. In the illustrated preferred embodiment, etch stop layer 39 is ideally fabricated of a diffusion barrier material, such as silicon nitride, and can be deposited to a suitable thickness (i.e., at least 50 Angstroms) to desirably form both an etch stop barrier layer function and an oxygen diffusion barrier layer during circuitry fabrication.
In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.
This patent resulted from a divisional application of U.S. patent application Ser. No. 09/810,595, filed Mar. 15, 2001 now U.S. Pat. No. 7,105,884, entitled “Memory Circuitry With Plurality of Capacitors Received Within an Insulative Layer Well”, naming Belford T. Coursey as inventor; which resulted in divisional of U.S. patent application Ser. No. 09/648,585 (now U.S. Pat. No. 6,232,168 B1), filed Aug. 25, 2000, entitled “Memory Circuitry and Method of Forming Memory Circuitry”, naming Belford T. Coursey as inventor; the disclosures of which are incorporated by reference.
Number | Name | Date | Kind |
---|---|---|---|
4987099 | Flanner | Jan 1991 | A |
4996627 | Zias et al. | Feb 1991 | A |
5023683 | Yamada | Jun 1991 | A |
5032882 | Okumura et al. | Jul 1991 | A |
5061650 | Dennison et al. | Oct 1991 | A |
5084405 | Fazan et al. | Jan 1992 | A |
5084414 | Manley et al. | Jan 1992 | A |
5087591 | Teng | Feb 1992 | A |
5120679 | Boardman et al. | Jun 1992 | A |
5126280 | Chan et al. | Jun 1992 | A |
5138412 | Hieda et al. | Aug 1992 | A |
5168073 | Gonzalez et al. | Dec 1992 | A |
5206183 | Dennison | Apr 1993 | A |
5250457 | Dennison | Oct 1993 | A |
5396093 | Lu | Mar 1995 | A |
5714779 | Auer et al. | Feb 1998 | A |
5731238 | Cavins et al. | Mar 1998 | A |
5757612 | Acosta et al. | May 1998 | A |
5763304 | Tseng | Jun 1998 | A |
5770499 | Kwok et al. | Jun 1998 | A |
5780338 | Jeng et al. | Jul 1998 | A |
5821139 | Tseng | Oct 1998 | A |
5933726 | Nishimura et al. | Aug 1999 | A |
5937292 | Hammerl et al. | Aug 1999 | A |
5960294 | Zahurak et al. | Sep 1999 | A |
5990021 | Prall et al. | Nov 1999 | A |
5998257 | Lane et al. | Dec 1999 | A |
6015983 | Parekh | Jan 2000 | A |
6030879 | Huang | Feb 2000 | A |
6043529 | Hartner et al. | Mar 2000 | A |
6046487 | Benedict et al. | Apr 2000 | A |
6054394 | Wang | Apr 2000 | A |
6057206 | Nguyen et al. | May 2000 | A |
6077738 | Lee et al. | Jun 2000 | A |
6087261 | Nishikawa et al. | Jul 2000 | A |
6114201 | Wu | Sep 2000 | A |
6130126 | Iwakiri | Oct 2000 | A |
6159818 | Durcan et al. | Dec 2000 | A |
6191995 | Huber et al. | Feb 2001 | B1 |
6198122 | Habu et al. | Mar 2001 | B1 |
6200898 | Tu | Mar 2001 | B1 |
6232240 | Tung | May 2001 | B1 |
6258729 | DeBoer et al. | Jul 2001 | B1 |
6376304 | Matsuoka et al. | Apr 2002 | B1 |
6376380 | Tang et al. | Apr 2002 | B1 |
6395600 | Durcan et al. | May 2002 | B1 |
6423609 | Van Itallie | Jul 2002 | B1 |
6498375 | Dennison | Dec 2002 | B2 |
6589876 | Tran | Jul 2003 | B1 |
6617631 | Huang | Sep 2003 | B2 |
6734479 | Ogishima et al. | May 2004 | B1 |
20030006441 | Nakamura et al. | Jan 2003 | A1 |
Number | Date | Country |
---|---|---|
4220497 | Jun 1992 | DE |
4316503 | May 1993 | DE |
2-275665 | Nov 1990 | JP |
3-174765 | Jul 1991 | JP |
2528608 | Jun 1996 | JP |
Number | Date | Country | |
---|---|---|---|
20050161722 A1 | Jul 2005 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 09810595 | Mar 2001 | US |
Child | 11091260 | US | |
Parent | 09648585 | Aug 2000 | US |
Child | 09810595 | US |