Inoue et al., Parallel Testing Technology for VLSI Memories, Paper No. 45.1, 1987 International Test Conference CH2347-2/87/0000/1066. |
Goto et al. A 3.3-V 12-ns 16-Mb CMOS SRAM, IEEE Journal of Solid State Circuits vol. 27, No. 11 Nov. 1992. 0018-9200/92. |
P.K. Lala and A. Walter, An on-Chip test scheme for SRAMS, IEEE International Workshop on Memory Technology Design and Testing, 1994 0-8186-6245-X/94. |
DiMarco et al., A 200 MHz 256kB Second-Level Cache with 1.6 GB/s Data Bandwidth, 1996 IEEE International Solid State Circuits Conference 0-7803-3136-Feb. 1996. |