The present disclosure relates to the field of adaptor cards, and more particularly to adaptor cards for memory in computing devices.
The background description provided herein is for the purpose of generally presenting the context of the disclosure. Unless otherwise indicated herein, the materials described in this section are not prior art to the claims in this application and are not admitted to be prior art by inclusion in this section.
In computing devices, a printed circuit board (PCB) may have a plurality of slots to receive a dual in-line memory module (DIMM). Generally, each DIMM may run at a relatively high number of transfers per second when the slots are fully populated. However, in some cases one or more slots may be populated by a DIMM, and another one or more slots may be empty. In this case, the empty slot may affect the DIMM in the populated slot, causing it to run at a significantly reduced number of transfers per second.
Embodiments will be readily understood by the following detailed description in conjunction with the accompanying drawings. To facilitate this description, like reference numerals designate like structural elements. Embodiments are illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings.
Embodiments herein relate to apparatuses and processes associated with a dual in-line memory module (DIMM) adaptor card comprising. Specifically, the DIMM adaptor card may be configured to removeably couple with a slot of a printed circuit board (PCB). The DIMM adaptor card may further be configured to removeably coupled with a first DIMM and a second DIMM. Other embodiments may be described and/or claimed. In some embodiments, the slot may be the only slot of a logical channel of the PCB. In some embodiments, the DIMM adaptor card may be removed and replaced by a different DIMM adaptor card configured to couple with a single DIMM, or more than two DIMMs.
In the following detailed description, reference is made to the accompanying drawings that form a part hereof wherein like numerals designate like parts throughout, and in which is shown by way of illustration embodiments that may be practiced. It is to be understood that other embodiments may be utilized and structural or logical changes may be made without departing from the scope of the present disclosure. Therefore, the following detailed description is not to be taken in a limiting sense, and the scope of embodiments is defined by the appended claims and their equivalents.
Aspects of the disclosure are disclosed in the accompanying description. Alternate embodiments of the present disclosure and their equivalents may be devised without parting from the spirit or scope of the present disclosure. It should be noted that like elements disclosed below are indicated by like reference numbers in the drawings.
Various operations may be described as multiple discrete actions or operations in turn, in a manner that is most helpful in understanding the claimed subject matter. However, the order of description should not be construed as to imply that these operations are necessarily order dependent. In particular, these operations may not be performed in the order of presentation. Operations described may be performed in a different order than the described embodiment. Various additional operations may be performed and/or described operations may be omitted in additional embodiments.
For the purposes of the present disclosure, the phrase “A and/or B” means (A), (B), or (A and B). For the purposes of the present disclosure, the phrase “A, B, and/or C” means (A), (B), (C), (A and B), (A and C), (B and C), or (A, B and C).
The description may use the phrases “in an embodiment,” or “in embodiments,” which may each refer to one or more of the same or different embodiments. Furthermore, the terms “comprising,” “including,” “having,” and the like, as used with respect to embodiments of the present disclosure, are synonymous.
As used herein, the term “module” may refer to, be part of, or include an Application Specific Integrated Circuit (ASIC), an electronic circuit, a processor (shared, dedicated, or group) and/or memory (shared, dedicated, or group) that execute one or more software or firmware programs, a combinational logic circuit, and/or other suitable components that provide the described functionality.
As used herein, a DIMM may refer to a dual data rate (DDR) DIMM, a DDR2 DIMM, a DDR3 DIMM, a DDR4 DIMM, or some other type of DIMM. A DIMM may have some number of pins such as 72 pins, 100, pins, 144 pins, etc.
In some embodiments, each CPU 105 and 110 may have one or more logical channels, which may be also referred to as DDR channels. For example, CPU 105 may have logical channels such as channel A 115, channel B 120, and channel C 125. CPU 110 may have logical channels such as channel D 130, channel E 135, and channel F 140. In embodiments, each channel 115, 120, 125, 130, 135, and 140 may have one or more physical slots to couple with a DIMM such as DIMMs 145, 150, 155, and/or 160. For example, channel A 115 may be configured to couple with DIMM 145 at slot A1. Channel A 115 may be further configured to couple with DIMM 150 at slot A2. Similar slots may exist for channel C 125, channel D 130, channel E 135, and channel F 140. In some embodiments, a channel such as channel B 120 may only include a single slot, B1, as discussed in further detail below. In some cases a single DIMM such as DIMM 145 may be configured to couple with slots of a plurality of channels, for example slots A1 and C1. As discussed herein, embodiments will be described with respect to a single channel, however in some embodiments a DIMM and/or DIMM adaptor card may be expanded across multiple channels.
A configuration wherein a channel has one slot may be referred to as 1 slot per channel (SPC). A configuration wherein a channel has two slots may be referred to as 2 SPC. Similarly, a configuration wherein a channel is populated with a single DIMM may be referred to as 1 DIMM per channel (DPC). A configuration wherein a channel is populated with two DIMMs may be referred to as 2 DPC. Based on this notation, the channel A 115 may generally be referred to as a 2 SPC configuration, and the channel B 120 may generally be referred to as a 1 SPC configuration. A system where a channel has a single slot coupled with a single DIMM may be referred to as a 1 DPC/1 SPC configuration. Similarly, a system where a channel has two slots respectively coupled with two DIMMs may be referred to as a 2 DPC/2 SPC configuration. Similarly, a system where a channel has two slots, only one of which is coupled with a DIMM, may be referred to as a 1 DPC/2 SPC configuration.
Generally, a 1 DPC/1 SPC configuration may be useful for high speed applications. For example, a DIMM in a 1 DPC/1 SPC configuration to perform at approximately 3200 MT/S or higher. Additionally, each of the DIMMs 145 and 150 in a 2 DPC/2 SPC configuration may perform at approximately 2600 MT/S or higher. For example, the DIMMs 145 and 150 in the 2 DPC/2 SPC configuration may perform at approximately 2667 MT/S or higher. This may be because a 2 DPC/2 SPC configuration may be useful for high memory capacity applications.
However, in some embodiments of a 1 DPC/2 SPC configuration, the performance of the DIMM may be negatively impacted. For example, if DIMM 145 is plugged into slot A1, and slot A2 is empty (or vice versa), then DIMM 145 may perform at lower than approximately 3200 million transfers per second (MT/S) (which may also be referred to as transactions per second). For example, in some embodiments the DIMM 145 may perform at approximately 2800 MT/S if it is plugged into slot A1 and slot A2 is empty (or vice versa). This reduced performance effect may be referred to as an empty slot effect, and may be based on resonance generated by the empty slot. Thus, in some embodiments of a 1 DPC/2 SPC configuration, adapter cards of the present disclosure, such as adaptor card 200 or 300, may be employed to facilitate removable coupling of one or more DIMMs 145 and/or 150 to a single slot such as slot B1 of channel 120, as described in further detail below. This coupling of one or more DIMMS to a single slot by way of adaptor cards 200 or 300 may reduce or eliminate the empty slot effect if and when a user desires to go to a 1 DIMM configuration from a 2 DIMM configuration, as explained in greater detail blow.
The DIMM adaptor card 200 may include an adaptor board 215 that may have a z-height of between several dozen thousandths of an inch (a thousandth of an inch being hereinafter referred to as a mil) to more than one hundred mils. In some specific embodiments, the adaptor board 215 may have a z-height of between approximately 60 mils and 120 mils. In some embodiments, the adaptor board 215 may be a PCB daughter card, and the z-height of the adaptor board 215 may be dependent on the layer count and/or stackup of the adaptor board 215. The DIMM adaptor card 200 may further include, on a first side of the adaptor board 215, a low profile connector 220 configured to mate with a slot of the PCB 205. The low profile connector 220 may have a z-height between approximately 2 and 5 millimeters (mm). In other embodiments, the low profile connector 220 may have a z-height between approximately 1 and 3 mm, dependent on the type of connector used. The DIMM adaptor card 200 may further include a DIMM slot 225 on a second side of the DIMM adaptor board 205, wherein the DIMM slot 225 is configured to couple with a DIMM 230. As can be seen in
The DIMM adaptor card 300 may include an adaptor board 315 that may have a z-height similar to that of adaptor board 215, described above. The DIMM adaptor card 300 may further include, on a first side of the adaptor board 315, a low profile connector 320 that may be similar to the low profile connector 220, configured to couple adapter card 300 with a slot of PCB 205. Specifically, the low profile connector 320 may have a z-height between approximately 2 and 5 mm. In some embodiments, the low profile connector 320 may have a z-height between approximately 1 and 3 mm, dependent on the type of connector used. The DIMM adaptor card 300 may further include a first DIMM slot 325 and a second DIMM slot 340 on a second side of the adaptor board 315, which are configured to respectively couple with a first DIMM 330 and a second DIMM 335. The DIMMs 330 and 335 may be similar to, for example, DIMMs 145 and 150. As can be seen in
In the embodiments depicted in
More specifically, a user may be using a system such as system 100 with two DIMMs such as DIMMs 330 and 335 that are coupled with the PCB 205 via DIMM adaptor card 300. However, the user may identify that a high speed configuration, that is a 1 DPC/1 SPC configuration is desired. If the user was to simply remove a DIMM such as DIMMs 330 or 335, then the system may appear as a 1 DPC/2 SPC configuration in which the remaining DIMM may suffer significantly reduced performance due to the empty slot effect. However, if the user switches the DIMM adaptor card 300 out, and replaces it with DIMM adaptor card 200 that is coupled with DIMM 230, then the system may appear as a 1 DPC/1 SPC configuration. In the 1 DPC/1 SPC configuration, the DIMM 230 may perform at relatively high speeds such as 3200 MT/S, as described above. In this manner, the undesirable empty slot effect may be significantly reduced and/or eliminated.
As can be seen in
Specifically, in
Specifically, in
It will be understood that although DIMM adaptor cards such as DIMM adaptor cards 200 and 300, which are configured to couple with 1 DIMM and 2 DIMMs, respectively, are discussed herein, in other embodiments DIMM adaptor cards may be configured to couple with 3 DIMMs, 4 DIMMs, or some other number of DIMMs. By using the DIMM adaptor cards, a user or system manufacturer may be able to swap out the number of DIMMs in a system (either higher or lower) without introducing negative effects due to the presence of an empty slot. In other words, the user may select the DIMM adaptor card based on the number of DIMMs that are desired for the channel.
Each of these elements may perform its conventional functions known in the art. In particular, in some embodiments, memory 1004 and mass storage devices 1006 may be employed to store a working copy and a permanent copy of the programming instructions configured to cooperate with controllers 1024 to perform one or more processes or memory/storage transactions for the electronic device 1000. The programming instructions may be collectively referred to as controller logic 1022. The various elements may be implemented by assembler instructions supported by processor(s) 1002 or high-level languages, such as, for example, C, that can be compiled into such instructions.
The number, capability and/or capacity of the elements shown in
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the disclosure. As used herein, the singular forms “a,” “an” and “the” are intended to include plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
Thus various example embodiments of the present disclosure have been described including, but not limited to:
Example 1 may include a dual in-line memory module (DIMM) adaptor card comprising: a first side with a slot connector to removeably couple with a slot of a printed circuit board (PCB), wherein the slot is related to a logical channel of the PCB and the PCB does not have another slot related to the logical channel; and a second side opposite the first side along a first axis, the second side with a first DIMM connector to removeably couple with a first DIMM and a second DIMM connector to removeably couple with a second DIMM, wherein the adaptor card has a t-shaped topology such that the first DIMM connector and the second DIMM connector are separated from one another along a second axis that is perpendicular to the first axis; wherein the adaptor card has a first distance along the first axis between the first side and the second side of between approximately 60 and approximately 120 thousandths of an inch (mils), and the first side is a second distance of between approximately 2 and approximately 5 millimeters from the PCB along the first axis; wherein the first DIMM and the second DIMM extend from the second side of the adaptor card along the first axis when the first DIMM and the second DIMM are coupled with the first DIMM connector and the second DIMM connector; and wherein the first DIMM or the second DIMM are to perform at least 2600 million transactions per second (MT/s) when coupled with the DIMM adaptor card, and at least 3200 MT/s when coupled directly with the slot of the PCB board.
Example 2 may include the DIMM adaptor card of example 1, wherein the DIMM adaptor further comprises a third DIMM connector to couple with a third DIMM.
Example 3 may include the DIMM adaptor card of examples 1 or 2, wherein the first axis is a z-axis, and the second distance is a z-height of the adaptor card.
Example 4 may include an apparatus comprising: a printed circuit board (PCB) that includes only one slot for a logical channel of the PCB; and a dual in-line memory module (DIMM) adaptor card coupled with the slot, wherein the DIMM adaptor card includes a first DIMM connector to couple with a first DIMM, and a second DIMM connector to couple with a second DIMM coupled with the DIMM adaptor.
Example 5 may include the apparatus of example 4, wherein the first DIMM or the second DIMM are a double data rate (DDR) DIMM.
Example 6 may include the apparatus of example 4, wherein the DIMM adaptor card has a first side that is coupled with the slot, and the first and second DIMM connectors are disposed on a second side opposite the first side.
Example 7 may include the apparatus of example 6, wherein the DIMM adaptor card has a width between the first side and the second side of between approximately 60 and approximately 120 thousandths of an inch (mils), and the first side is between approximately 2 and approximately 5 millimeters from the PCB.
Example 8 may include the apparatus of any of examples 4-7, wherein the DIMM adaptor further comprises a third DIMM connector to couple with a third DIMM.
Example 9 may include the apparatus of any of examples 4-7, wherein the DIMM adaptor card has a t-shaped topology.
Example 10 may include the apparatus of any of examples 4-7, wherein the first DIMM and the second DIMM are to respectively perform at least 2600 million transactions per second (MT/s) when coupled with the first and second DIMM connectors.
Example 11 may include the apparatus of example 10, wherein the first DIMM or the second DIMM are to perform at least 3200 MT/s when coupled directly with the slot.
Example 12 may include the apparatus of any of examples 4-7, wherein the apparatus further comprises the first and second DIMM respectively coupled with the first and second DIMM connectors, and a central processing unit (CPU) coupled with the PCB.
Example 13 may include the apparatus of any of examples 4-7, wherein the DIMM adaptor card is removeably coupled with the PCB, and with the first and second DIMM.
Example 14 may include the apparatus of any of examples 4-7, wherein the slot is the only slot of the PCB that can receive a DIMM or the DIMM adaptor card.
Example 15 may include a dual in-line memory module (DIMM) adaptor card comprising: a first side with a slot connector to removeably couple with a slot of a printed circuit board (PCB); and a second side opposite the first side, the second side with a first DIMM connector to removeably couple with a first DIMM and a second DIMM connector to removeably couple with a second DIMM.
Example 16 may include the DIMM adaptor card of example 15, wherein the first DIMM or the second DIMM are a double data rate (DDR) DIMM.
Example 17 may include the DIMM adaptor card of example 16, wherein the DIMM adaptor card has a width between the first side and the second side of between approximately 60 and approximately 120 thousandths of an inch (mils).
Example 18 may include the DIMM adaptor card of any of examples 15-17, wherein the second side of the DIMM adaptor is further to removeably with a third DIMM.
Example 19 may include the DIMM adaptor card of any of examples 15-17, wherein the DIMM adaptor card has a t-shaped topology when coupled with the PCB, the first DIMM, and the second DIMM.
Example 20 may include the DIMM adaptor card of any of examples 15-17, wherein the first DIMM and the second DIMM are to respectively perform at least 2600 million transactions per second (MT/s) when coupled with the DIMM adaptor card.
Example 21 may include the DIMM adaptor card of any of examples 15-17, wherein the first DIMM or the second DIMM are to perform at least 3200 MT/s if coupled directly with the slot of the PCB.
Example 22 may include the DIMM adaptor card of any of examples 15-17, wherein the slot is an only slot of a logical channel of the PCB.
It will be apparent to those skilled in the art that various modifications and variations can be made in the disclosed embodiments of the disclosed device and associated methods without departing from the spirit or scope of the disclosure. Thus, it is intended that the present disclosure covers the modifications and variations of the embodiments disclosed above provided that the modifications and variations come within the scope of any claims and their equivalents.
This application is a continuation application of U.S. patent application Ser. 15/291,993, entitled “MEMORY MODULE ADAPTOR CARD,” filed Oct. 12, 2016, which is a continuation application of U.S. patent application Ser. No. 14/746,411, entitled “MEMORY MODULE ADAPTOR CARD,” filed Jun. 22, 2015, and claims priority to said Applications, which Specifications are hereby fully incorporated by reference.
Number | Name | Date | Kind |
---|---|---|---|
5211565 | Krajewski et al. | May 1993 | A |
5754796 | Wang et al. | May 1998 | A |
5926378 | DeWitt et al. | Jul 1999 | A |
5963464 | Dell et al. | Oct 1999 | A |
6046912 | Leman | Apr 2000 | A |
6109929 | Jasper | Aug 2000 | A |
6147871 | DeWitt et al. | Nov 2000 | A |
6178526 | Nguyen et al. | Jan 2001 | B1 |
6202110 | Coteus et al. | Mar 2001 | B1 |
6297957 | Johnson et al. | Oct 2001 | B1 |
6324071 | Weber et al. | Nov 2001 | B2 |
6362974 | Lettang | Mar 2002 | B1 |
6363450 | Lash et al. | Mar 2002 | B1 |
6392142 | Uzuka et al. | May 2002 | B1 |
6416333 | Hasegawa et al. | Jul 2002 | B1 |
6418034 | Weber et al. | Jul 2002 | B1 |
6542373 | Oba | Apr 2003 | B1 |
6692293 | MacLaren et al. | Feb 2004 | B2 |
6731515 | Rhoads | May 2004 | B2 |
6976848 | Choi | Dec 2005 | B2 |
7009848 | Ruckerbauer et al. | Mar 2006 | B2 |
7044770 | MacLaren et al. | May 2006 | B2 |
7045891 | Choi | May 2006 | B2 |
7072201 | So et al. | Jul 2006 | B2 |
7075797 | Leonard et al. | Jul 2006 | B1 |
7193861 | Uzuka et al. | Mar 2007 | B2 |
7200023 | Foster, Sr. | Apr 2007 | B2 |
7272017 | Kwatra et al. | Sep 2007 | B2 |
7280373 | Aizawa | Oct 2007 | B2 |
7298625 | Wu et al. | Nov 2007 | B1 |
7351072 | Muff et al. | Apr 2008 | B2 |
7359216 | Hall | Apr 2008 | B2 |
7359257 | RaghuRam | Apr 2008 | B2 |
7365990 | RaghuRam | Apr 2008 | B2 |
7468884 | Carr et al. | Dec 2008 | B2 |
7566227 | Li | Jul 2009 | B2 |
7613011 | Grundy et al. | Nov 2009 | B2 |
7715200 | Cho et al. | May 2010 | B2 |
7803020 | Crane, Jr. et al. | Sep 2010 | B2 |
7848115 | Casto et al. | Dec 2010 | B2 |
7996602 | Warnes et al. | Aug 2011 | B1 |
8092233 | Lee et al. | Jan 2012 | B1 |
8102671 | Goldstein et al. | Jan 2012 | B2 |
RE43162 | RaghuRam | Feb 2012 | E |
8131903 | Pearson et al. | Mar 2012 | B2 |
8199515 | Bandholz et al. | Jun 2012 | B2 |
8277229 | Chiu et al. | Oct 2012 | B2 |
8432707 | Pairault | Apr 2013 | B2 |
8488326 | Nguyen | Jul 2013 | B2 |
8537563 | Purcell et al. | Sep 2013 | B2 |
8585442 | Yuma et al. | Nov 2013 | B2 |
8873249 | Bandholz et al. | Oct 2014 | B2 |
8995143 | Lin | Mar 2015 | B2 |
9110640 | Lin | Aug 2015 | B2 |
9148974 | Goldstein et al. | Sep 2015 | B2 |
9155194 | Sullivan et al. | Oct 2015 | B1 |
9223358 | Lin et al. | Dec 2015 | B2 |
9229747 | Berke et al. | Jan 2016 | B2 |
9250648 | Shih et al. | Feb 2016 | B2 |
9298228 | Abhyankar | Mar 2016 | B1 |
9496633 | Huang et al. | Nov 2016 | B1 |
9575519 | Yin et al. | Feb 2017 | B2 |
20020034068 | Weber et al. | Mar 2002 | A1 |
20020142660 | Abe | Oct 2002 | A1 |
20030003778 | Huang | Jan 2003 | A1 |
20030049948 | Kim et al. | Mar 2003 | A1 |
20030107365 | Brunelle et al. | Jun 2003 | A1 |
20030137862 | Brunelle et al. | Jul 2003 | A1 |
20040085795 | Braun et al. | May 2004 | A1 |
20050044302 | Pauley et al. | Feb 2005 | A1 |
20050270298 | Thieret | Dec 2005 | A1 |
20060050496 | Goodwin | Mar 2006 | A1 |
20070015381 | Muff et al. | Jan 2007 | A1 |
20080002370 | Lau et al. | Jan 2008 | A1 |
20080052462 | Blakely et al. | Feb 2008 | A1 |
20080266777 | Goldstein | Oct 2008 | A1 |
20080270649 | Pearson et al. | Oct 2008 | A1 |
20090080164 | Purcell | Mar 2009 | A1 |
20100035461 | Berke | Feb 2010 | A1 |
20100323536 | Crane, Jr. et al. | Dec 2010 | A1 |
20110149499 | Bandholz et al. | Jun 2011 | A1 |
20110318964 | Pairault | Dec 2011 | A1 |
20120331219 | Cai | Dec 2012 | A1 |
20140065881 | Vinay et al. | Mar 2014 | A1 |
20140133085 | Lin et al. | May 2014 | A1 |
20150181746 | Mullen et al. | Jun 2015 | A1 |
20150349440 | Seok et al. | Dec 2015 | A1 |
20150373855 | Goldstein et al. | Dec 2015 | A1 |
Entry |
---|
Tomotaka Miyashiro et al., “DIMMNET-2: A Reconfigurabel Board Connected Into a Memory Slot”, 2006, 4 pages, IEEE, see U.S. Appl. No. 14/746,411 npl Jun. 29, 2015. |
Patentability Search Report—Novel Scalable DDR Memory topologies with reconfigurable module adaptor—11978, Apr. 2, 2015, 14 pages, www.evalueserve.com, 2015, see U.S. Appl. No. 14/746,411 npl Jun. 29, 2015. |
Office Action dated Apr. 5, 2016 from U.S. Appl. No. 14/746,411, 13 pages. |
Notice of Allowance dated Jul. 21, 2016 from U.S. Appl. No. 14/746,411, 12 pages. |
Number | Date | Country | |
---|---|---|---|
20170295647 A1 | Oct 2017 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 15291993 | Oct 2016 | US |
Child | 15621688 | US | |
Parent | 14746411 | Jun 2015 | US |
Child | 15291993 | US |