Method and apparatus for generating a phase dependent control signal

Abstract
A phase detector generates a phase dependent control signal according to the phase relationship between a first and second clock signal. The phase detector includes first and second phase detector circuits receiving the first and second clock signals and generating select signals having duty cycles corresponding to the phase relationship between the clock edges of the first and second clock signals. The phase detector also includes a charge pump that receives select signals from the phase detector circuits and produces an increasing or decreasing control signal when the first and second clock signals do not have the predetermined phase relationship, and a non-varying control signal when the first and second clock signals do have the predetermined phase relationship. The control signal may be used to adjust the delay value of a voltage-controlled delay circuit in order to adjust the phase relationship between the first and second clock signals to have a predetermined phase relationship.
Description
TECHNICAL FIELD

This invention relates to generating a control signal and, more particularly, to generating a control signal based on the phase relationship between two input clock signals, and to memory devices and computer systems using such control signal generators.


BACKGROUND OF THE INVENTION

Conventional computer systems include a processor (not shown) coupled to a variety of memory devices, including read-only memories (“ROMs”) which traditionally store instructions for the processor, and a system memory to which the processor may write data and from which the processor may read data. The processor may also communicate with an external cache memory, which is generally a static random access memory (“SRAM”). The processor also communicates with input devices, output devices, and data storage devices.


Processors generally operate at a relatively high speed. Processors such as the Pentium® and Pentium II® microprocessors are currently available that operate at clock speeds of at least 400 MHz. However, the remaining components of existing computer systems, with the exception of SRAM cache memory, are not capable of operating at the speed of the processor. For this reason, the system memory devices, as well as the input devices, output devices, and data storage devices, are not coupled directly to the processor bus. Instead, the system memory devices are generally coupled to the processor bus through a memory controller, bus bridge or similar device, and the input devices, output devices, and data storage devices are coupled to the processor bus through a bus bridge. The memory controller allows the system memory devices to operate at a clock frequency that is substantially lower than the clock frequency of the processor. Similarly, the bus bridge allows the input devices, output devices, and data storage devices to operate at a frequency that is substantially lower than the clock frequency of the processor. Currently, for example, a processor having a 300 MHz clock frequency may be mounted on a mother board having a 66 MHz clock frequency for controlling the system memory devices and other components.


Access to system memory is a frequent operation for the processor. The time required for the processor, operating, for example, at 300 MHz, to read data from or write data to a system memory device operating at, for example, 66 MHz, greatly slows the rate at which the processor is able to accomplish its operations. Thus, much effort has been devoted to increasing the operating speed of system memory devices.


System memory devices are generally dynamic random access memories (“DRAMs”). Initially, DRAMs were asynchronous and thus did not operate at even the clock speed of the motherboard. In fact, access to asynchronous DRAMs often required that wait states be generated to halt the processor until the DRAM had completed a memory transfer. However, the operating speed of asynchronous DRAMs was successfully increased through such innovations as burst and page mode DRAMs, which did not require that an address be provided to the DRAM for each memory access. More recently, synchronous dynamic random access memories (“SDRAMs”) have been developed to allow the pipelined transfer of data at the clock speed of the motherboard. However, even SDRAMs are typically incapable of operating at the clock speed of currently available processors. Thus, SDRAMs cannot be connected directly to the processor bus, but instead must interface with the processor bus through a memory controller, bus bridge, or similar device. The disparity between the operating speed of the processor and the operating speed of SDRAMs continues to limit the speed at which processors may complete operations requiring access to system memory.


A solution to this operating speed disparity has been proposed in the form of a packetized memory device known as a SLDRAM memory device. In the SLDRAM architecture, the system memory may be coupled to the processor, either directly through the processor bus or through a memory controller. Rather than requiring that separate address and control signals be provided to the system memory, SLDRAM memory devices receive command packets that include both control and address information. The SLDRAM memory device then outputs or receives data on a data bus that may be coupled directly to the data bus portion of the processor bus. A master clock signal transmitted to each memory device is used to synchronize data transfer between the processor and memory device and also serves as a basis from which to generate internal clock signals coordinating internal memory operations.


One of the factors limiting the access speed of SLDRAM memory devices is the speed at which the command buffer of each device can store and process the command packets. The processing speed of the command buffer is dependent on the control of the relative timing between transmission of the command packets from the processor and an internal clock signal ICLK of the memory device used to trigger a latch in the command buffer to capture the command signals. Both the command signals and the ICLK signal are delayed relative to receipt of the command packet on a command bus and a command clock signal CMDCLK. Furthermore, the amount of the delay is highly variable, and it is difficult to control. If the delay of the internal clock signal ICLK cannot be precisely controlled, it may cause the latch in the command buffer to latch invalid command signals. Thus, the speed at which command packets can be applied to the memory device is limited by the delays in the memory device. Similar problems exist for other control signals in the memory device that control the operation of the memory device during each clock cycle, such as latching of data in the memory device and in a memory controller.


Consequently, the operation of a SLDRAM memory architecture necessitates the generation of a sequence of clock signals having predetermined phases relative to a master clock signal. Phase-locked and delay locked loops have been employed to ensure the precise phase relationship between clock signals. In such a closed loop, there is typically a phase detector receiving two clock signals, and a voltage controlled delay circuit through which one clock signal passes. The voltage controlled delay circuit receives control signals from the phase detector that are used adjust the variable delay value in order to establish a predetermined phase relationship between the two clock signals. For example, where the desired phase relationship between two clock signals is zero degrees, the phase detector will detect any phase difference between the two clock signals and generate a control signal that is transmitted to the voltage controlled delay circuit. The delay circuit will adjust the delay value according to the control signal until the clock signal passing through the voltage controlled delay circuit is synchronized with the other clock signal. The clock control circuitry in an SLDRAM is described in greater detail in U.S. patent application Ser. Nos. 08/879,847, 08/890,055, 08/933,324, 08/994,461, 09/146,716, and 09/150,079, which are incorporated herein by reference.


A single phase detector connected to a CMOS inverter has been used as a means of providing a control signal to the above-described voltage controlled delay circuits. As shown in FIG. 1, clock signals CLK1 and CLK2 are applied to two pulse generating circuits 11, 12, each of which includes a NAND gate 16 receiving a respective clock signal directly and through three series connected inverters 18, 20, 22. The output of each pulse generating circuit 11, 12 set and reset a flip-flop 26 formed by cross-coupled NAND gates 28, 30. A single output of the flip-flop 26 is connected to the gates of an inverter 36 formed by a PMOS transistor 38 and an NMOS transistor 40. A current source 44 supplies-current to the source of the PMOS transistor 38, and a current sink 46 draws current from the source of the NMOS transistor 40. When the output from the flip-flop 26 is low, the PMOS transistor 38 is turned ON and the NMOS transistor 40 is turned OFF. In this condition, a conductive path is created for the current source 44 to couple current to a capacitor 48. A control signal VOUT is generated by the capacitor 48. When the current source 44 is applying current to the capacitor 48, the voltage of the control signal VOUT increases linearly. In the alternative case where the output from the flip-flop 26 is high, the PMOS transistor 38 is switched OFF and the NMOS transistor 40 is switched ON. The current sink 46 is then coupled to the capacitor 48 to draw current from the capacitor 48. The voltage of the control signal VOUT then decreases linearly. As a result, the control signal VOUT has a sawtooth waveform component.


The problem with using a single phase detector connected to an inverter 36, as shown in FIG. 1, is that even after the voltage controlled delay circuit has been adjusted so the clock signals have the predetermined phase relationship, the circuit will nevertheless continue to generate a sawtooth ripple voltage at its output. The sawtooth waveform component of the control signal VOUT is transmitted to the voltage controlled delay circuit (not shown in FIG. 1), which is forced to constantly adjust the delay value, and consequently, the phase relationship between the two clock signals CLK1 and CLK2. The closed loop system will oscillate around a center-point and continue to “hunt” for the optimum control voltage value.


The result is a “phase jitter” imparted to clock signals used to latch command and data signals. Although the phase jitter introduced by the sawtooth ripple voltage may be acceptable in some applications, in high speed memory applications where the clock frequencies are high and the need to control the phase relationship between clock signals is critical, the clocks signals may fail to correctly latch command and data signals.


To accommodate the problems associated with the sawtooth ripple, the memory system designer may relax the timing requirements of the memory system by slowing down the clock frequencies and reducing the operating speed of the memory device. However, this approach defeats the primary purpose of developing high speed memory systems. Therefore, there is a need for a phase detector that generates a control signal that does not vary when the input clock signals have been adjusted to a predetermined phase relationship.


SUMMARY OF THE INVENTION

A phase detector used for generating a control signal based on the phase relationship between two clock signals. The phase detector includes two phase detector circuits that each provide to a charge pump or a phase dependent signal source select signals based on the phase relationship of the clock signals. The charge pump receives the select signals and produces a current output signal according to combination of the select signals from the phase detector circuits. The current output signal may be converted into a control signal by connecting a capacitor to the output of the charge pump. Significantly, the phase detector produces a non-varying control signal when the two clock signals have a predetermined phase relationship. The use of two phase detectors and the charge pump to generate control signals avoids the presence of a sawtooth ripple voltage at the output of the charge pump.





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1 is a logic diagram of a conventional phase detector circuit and charge pump.



FIG. 2 is a block diagram illustrating a phase detector including two phase detector circuits connected to a charge pump.



FIG. 3 is a logic diagram of the phase detector circuits of FIG. 2 in accordance with an embodiment of the present invention.



FIG. 4, comprising FIGS. 4a4c, is a timing diagram showing several of the waveforms present in the phase detector circuits.



FIG. 5 is a logic diagram of the charge pump of FIG. 2 in accordance with an embodiment of the present invention.



FIG. 6 is a block diagram of a clock generator circuit using an embodiment of the phase detector of FIG. 2.



FIG. 7 is a block diagram of a computer system using a plurality of DRAMs, each of which includes the phase detector of FIG. 2.





DETAILED DESCRIPTION OF THE INVENTION

An embodiment of a phase detector 10 in accordance with the present invention is illustrated in FIG. 2. The phase detector includes two single-to-dual signal converters 102, 104 that receive input clock signals CLK1, CLK2, respectively, and produce complementary clock signals CLK1*, CLK2* and non-complementary clock signals CLK1, CLK2 based on the original input clock signals. The single-to-dual signal converters may be implemented using a variety of designs known to one skilled in the art. For example, an inverter and transfer gate having the same propagation delay connected in parallel will produce a complementary and a non-complementary signal from an input clock signal. The CLK1, CLK1*, CLK2, CLK2* signals are transmitted to two phase detector circuits 100, 101 that produce select signals OUT1, OUT1*, OUT2, OUT2* and transmits them to a phase dependent signal source or a charge pump 200 via signal lines 106, 107, 108, 109, respectively. The charge pump 200 in turn generates an output current IOUT according to the OUT1, OUT1* signals from the phase detector circuit 100, and the OUT2, OUT2* signals from the phase detector circuit 101. The IOUT current may be converted into a control signal V0 by capacitor 20 connected to an output 280, and the control signal V0 may be used to adjust the delay value of a voltage controlled delay circuit.



FIG. 3 illustrates an embodiment of the phase detector circuits 100, 101 in greater detail. Each detector circuit 100, 101 consists of two signal transition detectors 110, 120 that generate a trigger pulse upon detecting a low-to-high transition of an input clock signal it receives. Each detector circuit 100, 101 also includes a dual output flip-flop 150 that is set and reset by the trigger pulses it receives from the signal transitions detectors 110, 120. Each flip-flop 150 is formed by a pair of cross-coupled NAND gates 152, 154. The output from the phase detector circuits 100, 101 are applied to NAND gates 165, 166 through inverters 161164. Each NAND gate 165, 166 also receives a respective input signal from the flip-flop 150. The combination of inverters 161164 and NAND gates 165, 166 creates a buffer circuit that will cause the respective NAND gates 165, 166 to immediately switch upon receiving a trigger pulse from the respective signal transition detector, as explained below.


Each phase detector circuit 100, 101 receives a pair of active-low control signals, SETA*, RSTA*, and SETB*, RSTB*, respectively. The SETA* and RSTA* signals are applied to the phase detector circuit 100, and the SETB* and RSTB* signals are applied to the phase detector circuit 101. The control signals are generated by a control circuit (not shown), and are used to put each phase detector circuit 100, 101 into a predetermined state. Signal RSTA* is provided directly to the NAND gate 152 of the flip-flop 150 and the NAND gate 113 of the signal transition detector 120, and signal SETA* is provided directly to the NAND gate 154 of the flip-flop 150 and the NAND gate 113 of the signal transition detector 110. The RSTB*, SETB* signals are similarly provided to the respective NAND gates of the phase detector circuit 101.


To illustrate the operation of the control signals, consider the effect the SETA*, RSTA* signals have on phase detector circuit 100. During normal operation of the phase detector circuit 100, the RSTA* and SETA* signals are both high. In this situation, the NAND gates 113 of the signal transition detectors 110, 120 behave as inverters, and the NAND gates 152, 154 behave as simple two input NAND gates. However, when the SETA* signal goes low, the output of the NAND gates 113a and 154 are forced high. Consequently, the NAND gate 118a outputs a high to the NAND gate 152, and the NAND gate 118b outputs a low that sets the flip-flop 150. The OUT1 signal is then forced high and the OUT1* signal is forced low. In a similar manner, when the RSTA* signal goes low, the flip-flop 150 is reset so that the OUT1 signal is forced low and the OUTI * signal is forced high. Control signals RSTB* and SETB* operate in the same manner for the phase detector circuit 101 by forcing the OUT2, OUT2* signals to a predetermined state when active. To simplify the explanation of the operation of the signal transition detectors 110, 120, it will be assumed that the SETA*, RSTA*, SETB*, and RSTB* signals are inactive (i.e., at a high signal level).


In operation, the CLK1, CLK2 signals are initially low thereby applying a low signal directly to one input of the NAND gates 118b, 118c and causing the inverters 116a, 116d to apply low signals to the other input of the NAND gates 118a, 118d, respectively. Thus, the NAND gates 118a–d initially output a high signal. When the respective clock signal goes high, e.g., the CLK1 signal, the NAND gate 118c outputs a low signal until the high signal has propagated through inverter 112c, NAND gate 113c, and through series inverters 114c, 115c, 116c. The inverter of 116c then applies a low signal to the NAND gate 118c, thereby causing the output of the NAND gate 118c to again go high. Thus, the signal transition detector 110 outputs a low-going pulse responsive to the CLK1 signal. The low-going pulse has a width equal to the total propagation delay through inverter 112, NAND gate 113, and series inverters 114, 115, 116. The signal transition detectors 110, 120 in the phase detector circuit 100, and the signal transition detector 120 in the phase detector circuit 101, each operate in the same manner to output a low pulse responsive to the rising edge of the clock signal to which it is connected.


The low-going pulse from each of the signal transition detectors 110, 120 sets or resets the flip-flops 150. More specifically, each flip-flop 150 is set by each pulse from the respective signal transition detector 110, thereby causing the NAND gate 152 to output a high signal and the NAND gate 154 to output a low signal. Each flip-flop 150 is reset by each pulse from the respective signal transition detector 120, thereby causing the NAND gate 152 to output a low signal and NAND gate 154 to output a high signal. The output of NAND gates 152, 154 are then inverted by NAND gates 165, 166, respectively, of the buffer circuit to provide the OUT1, OUT1*, OUT2, OUT2* signals to the charge pump 200. As a result, the OUT1 signal is high during the period between the rising edge of the CLK2 signal and the falling edge of the CLK1 signal (i.e., the rising edge of the CLK1* signal). In a similar manner, the OUT2 signal generated by the detector circuit 101 is high during the period between the falling edge of the CLK2 signal (i.e., the rising edge of the CLK2* signal) and the rising edge of the CLK1 signal.


To illustrate the operation of the phase detector circuits 100, 101, consider three situations: first, where CLK1 and CLK2 are in phase; second, where CLK1 is leading CLK2 by φ; and third, where CLK1 is lagging CLK2 by φ.


The phase relationship when the CLK1 and CLK2 signals are in phase is illustrated in FIG. 4a. As explained above, the OUT1 signal from the phase detector circuit 100 switches from low to high on the rising edge of the CLK2 signal, and from high to low on the falling edge of the CLK1 signal. Also, the OUT2 signal from the phase detector circuit 101 switches from low to high on the falling edge of the CLK2 signal, and from high to low on the rising edge of the CLK1 signal. Since the CLK1 signal is shown in FIG. 4a as being in phase with the CLK2 signal, the duty cycles of the OUT1 and OUT2 signals are both 50 percent, and the two signals will never be at the same logic level simultaneously.


Now consider the case where CLK1 is leading CLK2 by φ, as shown in FIG. 4b. When CLK1 is leading CLK2 by φ, the OUT1 signal from the phase detector circuit 100 and the OUT2 signal from phase the detector circuit 101 have duty cycles less than 50 percent, and may be at a low logic level simultaneously. Finally, consider the case where CLK1 is lagging CLK2 by φ, as shown in FIG. 4c. When CLK1 is lagging CLK2 by φ, the resulting OUT1 and OUT2 signals from phase detector circuits 100 and 101, respectively, have duty cycles greater than 50 percent. Thus, the OUT1 and OUT2 signals may be at a high logic level simultaneously.


The OUT1, OUT1*, OUT2, OUT2* signals are transmitted from the phase detector circuits 100, 101 on signal lines 106, 107, 108, 109, respectively, to the input of a charge pump, such as a charge pump 200, as shown in FIG. 5. The charge pump 200 includes a charging circuit 205, a current source 270, and a current sink 272. The function of the charging circuit 205 is to direct the current of the current source 270 and current sink 272 into, or out of the capacitor 20 (FIG. 2), respectively, depending upon the relative duty cycles of the OUT1 and OUT2 signals. Significantly, no current flows into or out of the capacitor 20 when the CLK1 and CLK2 signals are in phase. Thus, the resulting control signal may have virtually no ripple when the phase detector 10 (FIG. 2) is used in a voltage controlled delay circuit, as explained above. A clock signal generated using the voltage controlled delay circuit has significantly less phase jitter compared to a clock signal generated by a voltage controlled delay circuit using the phase detector of FIG. 1.


The charge pump 200 includes transistors 245248 on the left leg of the charging circuit 205 to form a compensation circuit 206 to compensate for current and voltage changes in a current driving circuit formed by transistors 243, 244, 249, and 250 on the right leg of the charging circuit 205. The compensation circuit 206 is provided so that the voltage across the charging circuit 205 is relatively constant during operation, regardless of where the currents of the current source 270 and the current sink 272 are being directed.


A voltage follower 260 is connected between the output 280 of the charging circuit 205 and node 262 of the compensation circuit 206. The voltage follower 260 provides a current path from the current source 270 to ground when current from the current sink 272 is being directed out of the capacitor 20. The voltage follower 260 also provides a current path from the current sink 272 to the positive supply when current from the current source 270 is directed to the output 280. As will be explained in greater detail below, both of these situations occur where the CLK1 and CLK2 signals are not in phase. As a result, the current through the charging circuit 205 is through two PMOS transistors and two NMOS transistors when current is being directed into or out of the capacitor 20, namely, the transistors 242, 244, 247, 251 or the transistors 241, 245, 250, 252. Similarly, in the situations where no current is being directed into or out of the capacitor 20, the current through the charging circuit 205 is also through two PMOS transistors and two NMOS transistors, namely, the transistors 242, 243, 248, 251 or the transistors 241, 246, 249, 252. Consequently, the operating points of the active transistors will remain relatively constant, and any capacitive charge pumping on the internal nodes of the charging circuit 205 will be minimized. It will be appreciated by one ordinarily skilled in the art that the transistors of the charging circuit 205 must be scaled accordingly.


To illustrate the operation of the charge pump 200 in conjunction with the phase detector circuits 100, 101, consider again the three situations that were described earlier: where CLK1 and CLK2 are in phase; where CLK1 is leading CLK2 by φ; and where CLK1 is lagging CLK2 by φ.


As shown in FIG. 4a, when OUT1 is low and OUT2 is high the current provided by the current source 270 and sunk by the current sink 272 bypasses the output 280 of the charging circuit 205 and simply flows through the transistors 242, 243, 248, 251 (indicated in FIG. 4a as “0(A)”). Similarly, when OUT1 is high and OUT2 is low current flows from the current source 270 to the current sink 272 through the transistors 241, 246, 249, 252 (indicated in FIG. 4a as “0(B)”). In either case, the charging circuit 205 does not charge or discharge the capacitor 20 so the voltage on the capacitor 20 remains constant.


As shown in FIG. 4b, when both the OUT1 and OUT2 signals are low, the charging circuit 205 directs the current provided by the current source 270 through the PMOS transistors 242, 244 to charge the capacitor 20 (indicated in FIG. 4b as “I+”). A path for the current from the current sink 272 is provided through the voltage follower 260 and the NMOS transistors 247, 251. During the time the OUT1 and OUT2 signals are at different logic levels, the charging circuit 205 does not charge or discharge the capacitor 20 so the voltage on the capacitor 20 remains constant, as was previously explained (indicated in FIG. 4b as 0(A) or 0(B)).


As shown in FIG. 4c, when both the OUT1 and OUT2 signals are high, the NMOS transistors 250, 252 provide a conductive path for the current sink 272 to sink current from the capacitor 20 (indicated in FIG. 4c as “I−”). A current path for the current of the current source 270 is provided through the voltage follower 260 and the PMOS transistors 241, 245. As mentioned before, whenever the OUT1 and OUT2 signals are at different logic levels, the charging circuit 205 does not charge or discharge the capacitor 20 so the voltage on the capacitor 20 remains constant (indicated in FIG. 4c as 0(A) or 0(B)).


Any change in the control voltage V0 depends upon whether current is flowing into or out of the capacitor 20, as explained above. When the CLK1 and CLK2 signals are in phase, as illustrated in FIG. 4a, OUT1 and OUT2 never have the same logic level so no current flows either into or out of the capacitor 20. In contrast, when the CLK1 signal and the CLK2 signal have different phases, OUT1 and OUT2 are both high or both low for a portion of each cycle. As illustrated in FIG. 4b. when the CLK1 signal leads the CLK2 signal, OUT1 and OUT2 are low for more than 50 percent of each cycle so that OUT1 and OUT2 are both low for a portion of each cycle. As a result, as explained above, current flows into the capacitor 20, thereby increasing the control voltage V0. Similarly, when the CLK1 signal lags the CLK2 signal as illustrated in FIG. 4c, OUT1 and OUT2 are high for more than 50 percent of each cycle so that OUT1 and OUT2 are both high for a portion of each cycle. As a result, current flows out of the capacitor 20, thereby decreasing the control voltage V0.


The discussion of the phase detector 10 has so far only considered the case where the CLK1 and CLK2 signals are adjusted so that they are approximately in phase. However, the phase detector 10 may be modified to produce a control signal that adjust the CLK1 and CLK2 signals to have a 180 degrees phase relationship. As shown in FIG. 3, the CLK1* and CLK2 signals are transmitted to nodes 95, 96 of the phase detector circuit 100, while the CLK1 and CLK2* signals are transmitted to nodes 97, 98 of the phase detector circuit 101, resulting in a phase detector that generates a non-varying control signal when the CLK1 and CLK2 signals are in phase. However, when the CLK1 and CLK1* signals are reconnected to the nodes 95 and 97, respectively, or the CLK2 and CLK2* signals are reconnected to the nodes 98 and 96, respectively, the phase detector circuits 100, 101 transmit the OUT1, OUT1*, OUT2, OUT2* signals to the charge pump 200 so that the phase detector 10 generates a non-varying control signal when the CLK1 and CLK2 signals have a 180 degree phase relationship.


The current source 270 and the current sink 272 of the charge pump 200 may be of any current source circuit known in the art. In a preferred embodiment, a high-swing cascode current mirror, as described in “CMOS Circuit Design, Layout, and Simulation,” published by IEEE Press, is used for both the current source 270 and the current sink 272. The use of this particular current source is meant for illustrative purposes only, and is not intended to limit the scope of the present invention.


The charge pump 200 (FIG. 2) has been described with respect to the embodiment illustrated in FIG. 5. However, an integrator circuit using an operational amplifier may also be used for the charge pump 200. Such an integrator circuit is formed by coupling a capacitor across the output of the operational amplifier and the inverting input. The OUT1 and OUT2 signals generated by the phase detector circuits 100 and 101 are applied through two resistors of equal resistance to the non-inverting input of the operational amplifier, and the OUT1* and OUT2* signals are applied through two resistors of equal resistance to the inverting input. The resulting charge pump will generate increasing and decreasing control signals when the CLK1 and CLK2 signals are not in phase, and generate a control signal with virtually no ripple when the clock signals are in phase.


Shown in FIG. 6 is a block diagram of a clock generator circuit that may be used in packetized DRAMs to provide a sequence of clock signals that have predetermined phases relative to a master clock signal. The clock generator circuit contains a first delay-locked loop 301 and a second delay-locked loop 302, each having a phase detector 10 of FIG. 2. A multiplexer 330 having a plurality of output lines coupled to respective clock drivers 314a–n may be coupled to the first delay-lock loop 301 to couple one of the clock signals produced by the multi-tap voltage controlled delay circuit 310 to a clock output terminal 316 for use, for example, with a latch 340 to latch command data CMD DATA in packetized DRAM. The multiplexer 330 couples the input of each of the clock drivers 314a–n to any one of the clock signals produced by the multi-tap voltage controlled delay circuit 310.


The first delay-locked loop includes a multi-tap voltage controlled delay circuit 310 and a first phase detector 10a. The multi-tap voltage controlled delay circuit 310 generates a sequence of clock signals on output lines 312a312n that are increasingly delayed from a first clock signal on line 312a to a last clock signal on line 312n. Two of the clock signals, preferably the first and last clock signals, are locked to each other using the delay-locked loop 301 so that they have a predetermined phase with respect to each other. For example, the first clock signal on line 312a and the last clock signal on line 312n may be locked so that they are the inverse of each other, that is, the predetermined phase relationship is 180 degrees from each other. Alternatively, the predetermined phase relationship could be 360 degrees so the first and last clock signals are in phase. The first phase detector 10a compares the phase of the clock signals on lines 312a and 312n and generates the first control signal as a function of the phase difference therebetween. The first control signal is provided to the multi-tap voltage-controlled delay circuit 310 on line 311 to adjust the relative delay between the clock signal on line 312a and line 312n. The phase detector 10a will continue to provide the first control signal until the first and last clock signals have obtained the predetermined phase relationship.


Likewise, the second delay-locked loop 302 includes a second voltage controlled delay circuit 320 and a second phase detector 10b. A second delay-locked loop locks a clock signal from the multi-tap voltage controlled circuit 310 to a master clock signal CMD CLK on line 305 so that the increasingly delayed clock signals of the multi-tap voltage controlled delay circuit 310 have phase delays with respect to the CMD CLK signal. The clock signal from the multi-tap voltage controlled circuit 310 is provided to an input of the second phase detector 10b through a simulated multiplexer 317 and a clock driver 318. The relative phase delays of the simulated multiplexer 317 and the clock driver 318 are nearly identical to that of the multiplexer 330 and the clock drivers 314a–n. Consequently, the phase detector 10b will receive a clock signal having the same relative phase delay as a clock signal output by the clock drivers 314a–n.


For example, the second delay-lock loop 302 may delay lock the first clock signal on line 312a to the CMD CLK signal so that they have substantially the same phase, that is, the predetermined phase relationship is zero degrees from each other. The voltage controlled delay circuit 320 receives the CMD CLK signal and generates a reference clock signal on line 322 having a delay relative to the CMD CLK signal that is a function of a second control signal on line 321. The clock signal on line 322 is provided to the multi-tap voltage controlled circuit 310 and used to generate the sequence of increasingly delayed clock signals 312a312n.


The second phase detector 10b compares the phase of the CMD CLK signal to the phase of the first clock signal on line 312a and generates a second control signal as a function of the difference therebetween. The clock signal provided to the phase detector 10b is delayed through the simulated multiplexer 317 and the clock driver 318 approximately the same amount as the clock signals output by the clock drivers 314a–n. The second control signal is used to adjust the delay value of the voltage controlled delay circuit 320. The second control signal is provided by the second phase detector 10b until the CMD CLK signal and the first clock signal from the multi-tap voltage controlled circuit 310 have obtained the predetermined phase relationship. The clock generator circuit of FIG. 6 is described in greater detail in U.S. patent application Ser. No. 08/879,847, which, as mentioned above, has been incorporated herein by reference.


A computer system using the phase detector 10 of FIG. 2 in each of a plurality of packetized DRAMs 401 is shown in FIG. 7. With reference to FIG. 7 the computer system 400 includes a processor 402 having a processor bus 404 coupled to three packetized dynamic random access memory or SLDRAMs 401a–c. The computer system 400 also includes one or more input devices 410, such as a keypad or a mouse, coupled to the processor 402 through a bus bridge 412 and an expansion bus 414, such as an industry standard architecture (“ISA”) bus or a Peripheral component interconnect (“PCI”) bus. The input devices 410 allow an operator or an electronic device to input data to the computer system 400. One or more output devices 420 are coupled to the processor 402 to display or otherwise output data generated by the processor 402. The output devices 420 are coupled to the processor 402 through the expansion bus 414, bus bridge 412 and processor bus 404. Examples of output devices 420 include printers and video display units. One or more data storage devices 422 are coupled to the processor 402 through the processor bus 404, bus bridge 412, and expansion bus 414 to store data in or retrieve data from storage media (not shown). Examples of storage devices 422 and storage media include fixed disk drives floppy disk drives, tape cassettes and compact-disk read-only memory drives.


In operation, the processor 402 communicates with the memory devices 401a–c via the processor bus 404 by sending the memory devices 401a–c command packets that contain both control and address information. Data is coupled between the processor 402 and the memory devices 401a–c, through a data bus portion of the processor bus 404. Although all the memory devices 401a–c are coupled to the same conductors of the processor bus 404, only one memory device 401a–c at a time reads or writes data, thus avoiding bus contention on the processor bus 404. Bus contention is avoided by each of the memory devices 401a–c and the bus bridge 412 having a unique identifier, and the command packet contains an identifying code that selects only one of these components.


The computer system 400 also includes a number of other components and signal lines which have been omitted from FIG. 7 in the interests of brevity. For example, as explained above, the memory devices 401a–c also receive a command or master clock signal to provide internal timing signals, a data clock signal clocking data into and out of the memory device 401a–c, and a FLAG signal signifying the start of a command packet.


From the foregoing it will be appreciated that, although specific embodiments of the invention have been described herein for purposes of illustration, various modifications may be made without deviating from the spirit and scope of the invention. For example, the signal transition detector circuits 110, 120 have been described as generating a negative trigger pulse upon detecting a transition of an input signal. However, using cross-coupled NOR gates instead of cross-coupled NAND gates for the flip-flop 150 allows the use of a signal transition detector that generates a positive trigger pulse. Also, the charge pump 200 shown in FIG. 5 is described as generating a current output signal IOUT having a positive polarity when CLK1 is leading CLK2, and having a negative polarity when CLK1 is lagging CLK2. However, the connection of the OUT1, OUT1*, OUT2, OUT2* signals to the transistors 241252 of the charging circuit 205 may be modified so that the IOUT signal will have a negative polarity when CLK1 is leading CLK2, and have a positive polarity when CLK1 is lagging CLK2. Accordingly, the invention is not limited except as by the appended claims.

Claims
  • 1. A phase detector for providing a control signal according to the phase relationship between first and second clock signals, the phase detector comprising: first phase detector circuit having first and second transition detectors and a flip-flop, each signal transition detector having an input terminal to which a respective one of the first and second clock signals are provided and configured to produce a trigger pulse at an output in response to the respective clock signal changing logic states, the flip-flop having first and second inputs coupled to the output of a respective one of the signal transition detectors and further having an output terminal for the first phase detector at which a first phase dependent output signal is provided;a second phase detector circuit having first and second input terminals to which the first and second clock signals are provided, respectively, and further having an output terminal at which a second phase dependent output signal is provided; anda current source having first and second input terminals coupled to the output terminal of the first and second phase detector circuits and further having an output terminal, the current source providing an output current having a polarity according to the relative duty cycles of the first and second phase dependent output signals, and no output current responsive to the duty cycles of the first and second phase dependent output signals being substantially the same.
  • 2. The phase detector of claim 1 wherein the current source comprises: a first current circuit;a second current circuit; anda switching circuit selectively coupling and decoupling the output terminal from the first and second current circuits responsive to the relative duty cycles of the first and second phase dependent output signals.
  • 3. The phase detector of claim 1 wherein the current source provides a positive current in response to the first phase dependent output signal having a greater duty cycle than the second phase dependent output signal and a negative current in response to the second phase dependent output signal having a greater duty cycle than the first phase dependent output signal.
  • 4. The phase detector of claim 1, further comprising a capacitor coupled to the output terminal of the current source.
  • 5. The phase detector of claim 1 wherein the second phase detector circuit comprises first and second signal transition detectors coupled to a respective input terminal of the second phase detector circuit, and a flip flop coupled to the first and second signal transition detectors, the first phase detector circuit producing an output signal having a duty cycle according to the phase relationship between a first clock edge of the first and second clock signals, and the second phase detector circuit producing an output signal having a duty cycle according to the phase relationship between a second clock edge of the first and second clock signals.
  • 6. A phase detector for producing a phase dependent output signal, comprising: a phase detector circuit having first and second input nodes to which first and second clock signals are applied and further having first and second output nodes, the phase detector circuit having first and second circuits, each circuit including first and second transition detectors and a flip-flop coupled to the first and second transition detectors, each of the transition detectors having an input terminal at which a respective clock signal is applied and configured to produce a respective trigger pulse coupled to the flip-flop in response to the respective clock signal changing logic states, the phase detector configured to produce a first output signal at the first output node having a duty cycle related to the phase relationship between a rising edge of the first and second clock signals and produce a second output signal at the second output node having a duty cycle related to the phase relationship between a falling edge of the first and second clock signals; anda current source having first and second input terminals coupled to a respective output terminal of the phase detector circuit and further having an output terminal, the current source providing an output current having a polarity according to the relative duty cycles of the first and second output signals, and no output current responsive to the duty cycles of the first and second output signals being substantially the same.
  • 7. The phase detector of claim 6, further comprising a capacitor coupled to the output terminal of the current source.
  • 8. The phase detector of claim 6 wherein the current source comprises: a first current circuit;a second current circuit; anda switching circuit selectively coupling and decoupling the output terminal from the first and second current circuits responsive to the relative duty cycles of the first and second output signals.
  • 9. The phase detector of claim 6 wherein the current source provides a positive current in response to the first phase dependent output signal having a greater duty cycle than the second phase dependent output signal and a negative current in response to the second phase dependent output signal having a greater duty cycle than the first phase dependent output signal.
  • 10. A phase detector, comprising for providing a control signal according to the phase relationship between first and second clock signals, the phase detector comprising: a first phase detector circuit having first and second transition detectors and a flip-flop, each signal transition detector having an input node to which a respective one of the first and second clock signals are provided and further having an output node configured to produce a trigger pulse at an output in response to the respective clock signal changing logic states, the flip-flop having first and second inputs coupled to the output of a respective one of the signal transition detectors and further having an output terminal for the first phase detector at which a first phase dependent output signal is provided;a second phase detector circuit having first and second input nodes to which the first and second clock signals are provided, respectively, and further having an output node at which a second phase dependent output signal is provided; andan output circuit having first and second input nodes coupled to the output nodes of the first and second phase detector circuits, respectively, and further having an output node, the output circuit producing a current signal having a first polarity in response to a first relationship of the first and second phase dependent output signals, having a second polarity in response to a second relationship of the first and second phase dependent output signals, and having no current in response to a third relationship of the first and second phase dependent output signals.
  • 11. The phase detector of claim 10 wherein the output circuit comprises: a first current circuit providing current having the first polarity;a second current circuit providing current having the second polarity; anda switching circuit selectively coupling and decoupling the output node from the first and second current circuits responsive to the relative duty cycles of the first and second phase dependent output signals.
  • 12. The phase detector of claim 10 wherein the first relationship comprises the first phase dependent output signal having a greater duty cycle than the second phase dependent output signal, the second relationship comprises the second phase dependent output signal having a greater duty cycle than the first phase dependent output signal, and the third relationship comprises the first and second phase dependent output signals have substantially the same duty cycle.
  • 13. The phase detector of claim 10 wherein the second phase detector circuit comprises first and second signal transition detectors coupled to a respective input node of the second phase detector circuit, and a flip flop coupled to the first and second signal transition detectors, the first phase detector circuit producing the first phase dependent output signal having a duty cycle according to the phase relationship between a first clock edge of the first and second clock signals, and the second phase detector circuit producing the second phase dependent output signal having a duty cycle according to the phase relationship between a second clock edge of the first and second clock signals.
  • 14. The phase detector of claim 10, further comprising a capacitor coupled to the output node of the output circuit.
  • 15. A phase detector for producing a phase dependent output signal, comprising: a phase detector circuit having first and second input nodes to which first and second clock signals are applied and further having first and second output nodes, the phase detector circuit having first and second circuits, each circuit including first and second transition detectors and a flip-flop coupled to the first and second transition detectors, each of the transition detectors having an input terminal at which a respective clock signal is applied and configured to produce a respective trigger pulse coupled to the flip-flop in response to the respective clock signal changing logic states, the phase detector configured to produce a first output signal at the first output node having a signal characteristic related to the phase relationship between a rising edge of the first and second clock signals and produce a second output signal at the second output node having the signal characteristic related to the phase relationship between a falling edge of the first and second clock signals; andan output circuit having first and second input nodes coupled to the first and second output nodes of the phase detector circuit, respectively, and further having a phase output node, the output circuit producing a current signal having a first polarity in response to a first relationship of the first and second output signals, having a second polarity in response to a second relationship of the first and second output signals, and having no current in response to a third relationship of the first and second output signals.
  • 16. The phase detector of claim 15 wherein the output circuit comprises: a first current circuit providing current having the first polarity;a second current circuit providing current having the second polarity; anda switching circuit selectively coupling and decoupling the phase output node from the first and second current circuits responsive to the relative duty cycles of the first and second output signals.
  • 17. The phase detector of claim 15 wherein the first relationship comprises the first output signal having a greater duty cycle than the second output signal, the second relationship comprises the second output signal having a greater duty cycle than the first output signal, and the third relationship comprises the first and second output signals have substantially the same duty cycle.
  • 18. The phase detector of claim 15 wherein the signal characteristic is a duty cycle and the phase detector circuit comprises first and second circuits, each circuit including a first signal transition detector and a second signal transition detector coupled to a respective input node of the phase detector circuit, and further including a flip flop coupled to the first and second signal transition detectors, the first circuit producing the first output signal having a duty cycle according to the phase relationship between a first clock edge of the first and second clock signals, and the second circuit producing the second output signal having a duty cycle according to the phase relationship between a second clock edge of the first and second clock signals.
  • 19. The phase detector of claim 15, further comprising a capacitor coupled to the phase output node of the output circuit.
CROSS-REFERENCE TO RELATED APPLICATION

This application is a continuation of U.S. patent application Ser. No. 09/260,212, filed Mar. 1, 1999 now U.S. Pat. No. 6,470,060.

US Referenced Citations (259)
Number Name Date Kind
3633174 Griffin Jan 1972 A
4004100 Takimoto Jan 1977 A
4077016 Sanders et al. Feb 1978 A
4096402 Schroeder et al. Jun 1978 A
4404474 Dingwall Sep 1983 A
4481625 Roberts et al. Nov 1984 A
4508983 Allgood et al. Apr 1985 A
4511846 Nagy et al. Apr 1985 A
4514647 Shoji Apr 1985 A
4524448 Hullwegen Jun 1985 A
4573017 Levine Feb 1986 A
4600895 Landsman Jul 1986 A
4603320 Farago Jul 1986 A
4638187 Boler et al. Jan 1987 A
4638451 Hester et al. Jan 1987 A
4687951 McElroy Aug 1987 A
4697167 O'Keeffe et al. Sep 1987 A
4727541 Mori et al. Feb 1988 A
4740962 Kish, III Apr 1988 A
4746996 Furuhata et al. May 1988 A
4773085 Cordell Sep 1988 A
4789796 Foss Dec 1988 A
4791622 Clay et al. Dec 1988 A
4818995 Takahashi et al. Apr 1989 A
4893087 Davis Jan 1990 A
4902986 Lesmeister Feb 1990 A
4924516 Bremer et al. May 1990 A
4953128 Kawai et al. Aug 1990 A
4958088 Farah-Bakhsh et al. Sep 1990 A
4972470 Farago Nov 1990 A
4984204 Sato et al. Jan 1991 A
4984255 Davis et al. Jan 1991 A
5020023 Smith May 1991 A
5038115 Myers et al. Aug 1991 A
5062082 Choi Oct 1991 A
5075569 Branson Dec 1991 A
5086500 Greub Feb 1992 A
5087828 Sato et al. Feb 1992 A
5120990 Koker Jun 1992 A
5122690 Bianchi Jun 1992 A
5128560 Chern et al. Jul 1992 A
5128563 Hush et al. Jul 1992 A
5130565 Girmay Jul 1992 A
5134311 Biber et al. Jul 1992 A
5150186 Pinney et al. Sep 1992 A
5165046 Hesson Nov 1992 A
5168199 Huffman et al. Dec 1992 A
5179298 Hirano et al. Jan 1993 A
5182524 Hopkins Jan 1993 A
5194765 Dunlop et al. Mar 1993 A
5212601 Wilson May 1993 A
5220208 Schenck Jun 1993 A
5223755 Richley Jun 1993 A
5229929 Shimizu et al. Jul 1993 A
5233314 McDermott et al. Aug 1993 A
5233564 Ohshima et al. Aug 1993 A
5239206 Yanai Aug 1993 A
5243703 Farmwald et al. Sep 1993 A
5254883 Horowitz et al. Oct 1993 A
5256989 Parker et al. Oct 1993 A
5257294 Pinto et al. Oct 1993 A
5268639 Gasbarro et al. Dec 1993 A
5272729 Bechade et al. Dec 1993 A
5274276 Casper et al. Dec 1993 A
5276642 Lee Jan 1994 A
5278460 Casper Jan 1994 A
5281865 Yamashita et al. Jan 1994 A
5283631 Koerner et al. Feb 1994 A
5289580 Latif et al. Feb 1994 A
5295164 Yamamura Mar 1994 A
5304952 Quiet et al. Apr 1994 A
5311481 Casper et al. May 1994 A
5311483 Takasugi May 1994 A
5313431 Uruma et al. May 1994 A
5315269 Fujii May 1994 A
5315388 Shen et al. May 1994 A
5321368 Hoelzle Jun 1994 A
5337285 Ware et al. Aug 1994 A
5341405 Mallard, Jr. Aug 1994 A
5347177 Lipp Sep 1994 A
5347179 Casper et al. Sep 1994 A
5355391 Horowitz et al. Oct 1994 A
5361002 Casper Nov 1994 A
5367649 Cedar Nov 1994 A
5379299 Schwartz Jan 1995 A
5390308 Ware et al. Feb 1995 A
5400283 Raad Mar 1995 A
5402389 Flannagan et al. Mar 1995 A
5408640 MacIntyre et al. Apr 1995 A
5410263 Waizman Apr 1995 A
5416436 Rainard May 1995 A
5416909 Long et al. May 1995 A
5420544 Ishibashi May 1995 A
5424687 Fukuda Jun 1995 A
5428311 McClure Jun 1995 A
5428317 Sanchez et al. Jun 1995 A
5430408 Ovens et al. Jul 1995 A
5430676 Ware et al. Jul 1995 A
5432823 Gasbarro et al. Jul 1995 A
5438545 Sim Aug 1995 A
5440260 Hayashi et al. Aug 1995 A
5440514 Flannagan et al. Aug 1995 A
5444667 Obara Aug 1995 A
5446696 Ware et al. Aug 1995 A
5448193 Baumert et al. Sep 1995 A
5451898 Johnson Sep 1995 A
5457407 Shu et al. Oct 1995 A
5463337 Leonowich Oct 1995 A
5465076 Yamauchi et al. Nov 1995 A
5473274 Reilly et al. Dec 1995 A
5473575 Farmwald et al. Dec 1995 A
5473639 Lee et al. Dec 1995 A
5485490 Leung et al. Jan 1996 A
5488321 Johnson Jan 1996 A
5489864 Ashuri Feb 1996 A
5497127 Sauer Mar 1996 A
5497355 Mills et al. Mar 1996 A
5498990 Leung et al. Mar 1996 A
5500808 Wang Mar 1996 A
5502672 Kwon Mar 1996 A
5506814 Hush et al. Apr 1996 A
5508638 Cowles et al. Apr 1996 A
5513327 Farmwald et al. Apr 1996 A
5515403 Sloan et al. May 1996 A
5532714 Knapp et al. Jul 1996 A
5539345 Hawkins Jul 1996 A
5544124 Zagar et al. Aug 1996 A
5544203 Casasanta et al. Aug 1996 A
5550515 Liang et al. Aug 1996 A
5550783 Stephens, Jr. et al. Aug 1996 A
5552727 Nakao Sep 1996 A
5555429 Parkinson et al. Sep 1996 A
5557224 Wright et al. Sep 1996 A
5557781 Stones et al. Sep 1996 A
5563546 Tsukada Oct 1996 A
5568075 Curran et al. Oct 1996 A
5568077 Sato et al. Oct 1996 A
5572557 Aoki Nov 1996 A
5572722 Vogley Nov 1996 A
5574698 Raad Nov 1996 A
5576645 Farwell Nov 1996 A
5577079 Zenno et al. Nov 1996 A
5577236 Johnson et al. Nov 1996 A
5578940 Dillon et al. Nov 1996 A
5578941 Sher et al. Nov 1996 A
5579326 McClure Nov 1996 A
5581197 Motley et al. Dec 1996 A
5589788 Goto Dec 1996 A
5590073 Arakawa et al. Dec 1996 A
5594690 Rothenberger et al. Jan 1997 A
5614855 Lee et al. Mar 1997 A
5619473 Hotta Apr 1997 A
5621340 Lee et al. Apr 1997 A
5621690 Jungroth et al. Apr 1997 A
5621739 Sine et al. Apr 1997 A
5627780 Malhi May 1997 A
5627791 Wright et al. May 1997 A
5631872 Naritake et al. May 1997 A
5636163 Furutani et al. Jun 1997 A
5636173 Schaefer Jun 1997 A
5636174 Rao Jun 1997 A
5638335 Akiyama et al. Jun 1997 A
5646904 Ohno et al. Jul 1997 A
5652530 Ashuri Jul 1997 A
5657289 Hush et al. Aug 1997 A
5657481 Farmwald et al. Aug 1997 A
5663921 Pascucci et al. Sep 1997 A
5666313 Ichiguchi Sep 1997 A
5666322 Conkle Sep 1997 A
5668763 Fujioka et al. Sep 1997 A
5668774 Furutani Sep 1997 A
5673005 Pricer Sep 1997 A
5675274 Kobayashi et al. Oct 1997 A
5675588 Maruyama et al. Oct 1997 A
5692165 Jeddeloh et al. Nov 1997 A
5694065 Hamasaki et al. Dec 1997 A
5708611 Iwamoto Jan 1998 A
5712580 Baumgartner et al. Jan 1998 A
5712883 Miller et al. Jan 1998 A
5719508 Daly Feb 1998 A
5737342 Ziperovich Apr 1998 A
5740123 Uchida Apr 1998 A
5751665 Tanoi May 1998 A
5764092 Wada et al. Jun 1998 A
5767715 Marquis et al. Jun 1998 A
5768177 Sakuragi Jun 1998 A
5774699 Nagae Jun 1998 A
5778214 Taya et al. Jul 1998 A
5781499 Koshikawa Jul 1998 A
5784422 Heermann Jul 1998 A
5789947 Sato Aug 1998 A
5790612 Chengson et al. Aug 1998 A
5794020 Tanaka et al. Aug 1998 A
5805931 Morzano et al. Sep 1998 A
5812619 Runaldue Sep 1998 A
5822314 Chater-Lea Oct 1998 A
5831545 Murray et al. Nov 1998 A
5831929 Manning Nov 1998 A
5841707 Cline et al. Nov 1998 A
5852378 Keeth Dec 1998 A
5872959 Nguyen et al. Feb 1999 A
5889829 Chiao et al. Mar 1999 A
5898242 Peterson Apr 1999 A
5898674 Mawhinney et al. Apr 1999 A
5917760 Millar Jun 1999 A
5920518 Harrison et al. Jul 1999 A
5926047 Harrison Jul 1999 A
5926436 Toda et al. Jul 1999 A
5940608 Manning Aug 1999 A
5940609 Harrison Aug 1999 A
5945855 Momtaz Aug 1999 A
5946244 Manning Aug 1999 A
5953284 Baker et al. Sep 1999 A
5953386 Anderson Sep 1999 A
5964884 Partovi et al. Oct 1999 A
5990719 Dai et al. Nov 1999 A
6005694 Liu Dec 1999 A
6005823 Martin et al. Dec 1999 A
6011732 Harrison et al. Jan 2000 A
6014042 Nguyen Jan 2000 A
6016282 Keeth Jan 2000 A
6023489 Hatch Feb 2000 A
6026050 Baker et al. Feb 2000 A
6026134 Duffy et al. Feb 2000 A
6029250 Keeth Feb 2000 A
6038219 Mawhinney et al. Mar 2000 A
6067592 Farmwald et al. May 2000 A
6072802 Uhm et al. Jun 2000 A
6087857 Wang Jul 2000 A
6101152 Farmwald et al. Aug 2000 A
6101197 Keeth et al. Aug 2000 A
6105157 Miller Aug 2000 A
6115318 Keeth Sep 2000 A
6119242 Harrison Sep 2000 A
6125157 Donnelly et al. Sep 2000 A
6147905 Seino Nov 2000 A
6147916 Ogura Nov 2000 A
6160423 Haq Dec 2000 A
6173432 Harrison Jan 2001 B1
6194917 Deng Feb 2001 B1
6253360 Yoshiba Jun 2001 B1
6262921 Manning Jul 2001 B1
6269451 Mullarkey Jul 2001 B1
6285726 Gaudet Sep 2001 B1
6295328 Kim et al. Sep 2001 B1
6298450 Liu et al. Oct 2001 B1
6327196 Mullarkey Dec 2001 B1
6327318 Bhullar et al. Dec 2001 B1
6338127 Manning Jan 2002 B1
6378079 Mullarkey Apr 2002 B1
6430696 Keeth Aug 2002 B1
6438043 Gans et al. Aug 2002 B1
6442644 Gustavson et al. Aug 2002 B1
6484244 Manning Nov 2002 B1
6499111 Mullarkey Dec 2002 B1
6526111 Prasad Feb 2003 B1
6580531 Swanson et al. Jun 2003 B1
6665222 Wright et al. Dec 2003 B1
6694496 Goslin et al. Feb 2004 B1
Foreign Referenced Citations (24)
Number Date Country
0 171 720 Feb 1986 EP
0 295 515 Dec 1988 EP
0 406 786 Jan 1991 EP
0 450 871 Oct 1991 EP
0 476 585 Mar 1992 EP
0 655 741 May 1995 EP
0 655 834 May 1995 EP
0 680 049 Nov 1995 EP
0 703 663 Mar 1996 EP
0 704 848 Apr 1996 EP
0 704 975 Apr 1996 EP
0 767 538 Apr 1997 EP
6-1237512 Oct 1986 JP
2-112317 Apr 1990 JP
4-135311 May 1992 JP
5-136664 Jun 1993 JP
5-282868 Oct 1993 JP
0-7319577 Dec 1995 JP
WO 9429871 Dec 1994 WO
WO 9522200 Aug 1995 WO
WO 9522206 Aug 1995 WO
WO 9610866 Apr 1996 WO
WO 9714289 Apr 1997 WO
WO 9742557 Nov 1997 WO
Related Publications (1)
Number Date Country
20020163986 A1 Nov 2002 US
Continuations (1)
Number Date Country
Parent 09260212 Mar 1999 US
Child 10186471 US