This application is a Continuation of application Ser. No. 08/135,933, filed Oct. 12, 1993 abandoned.
Number | Name | Date | Kind |
---|---|---|---|
3623017 | Lowell | Nov 1971 | |
3715729 | Mercy | Feb 1973 | |
4254475 | Cooney et al. | Mar 1981 | |
4816700 | Imel | Mar 1989 | |
4819164 | Branson | Apr 1989 | |
4821229 | Jauragui | Apr 1989 | |
4985640 | Grochowski et al. | Jan 1991 | |
5025366 | Baror | Jun 1991 | |
5053951 | Nusinov et al. | Oct 1991 | |
5079440 | Roberts et al. | Jan 1992 | |
5136691 | Baror | Aug 1992 | |
5185878 | Baror et al. | Feb 1993 | |
5218567 | Suzuki et al. | Jun 1993 | |
5226139 | Fujishima et al. | Jul 1993 | |
5253197 | Suzuki et al. | Oct 1993 | |
5434990 | Moussavi et al. | Jul 1995 |
Number | Date | Country |
---|---|---|
0242010A1 | Oct 1987 | EPX |
R130467.4 | Jul 1993 | DEX |
22285998 | Aug 1990 | GBX |
2260631 | Apr 1993 | GBX |
Entry |
---|
Suzuki et al, "A Current-Modo-Column Comparator Circuit For High-Speed Low Power on-Chip Cache-Tag Memory", 1990 IEEE, pp. 117-118. |
Nguyen et al., "A High Performance/Low Power 16 K-Byte 4-Way Set Associative Integrated Cache", 1993 IEEE, pp. 25.2.1-25.2.4. |
Edison H. Chiu, "A Ions BiCMO3 Cache Tag for 50 MHz Systems", Wescon 1990, pp. 45-50. |
IBM Technical Disclosure Bulletin Double Frequency Clock Generator) Aug. 1991 Nishihara. |
"Advanced Clock Controller Cuts Power Needs, Size of Static CMOS Systems" (Electronic Design Oct. 04, 1984) Curtis A Mroz & Walt Niewierski Oct. 1984. |
"Clocking Subsystems Pace High Performace Logic" (Computer Design Nov. 1, 1987) Jacob Shuhani & Don Draper Nov. 1987. |
Microprocessor and Peripheral Handbook vol. 1 Microprocessor Intel 1987. |
Number | Date | Country | |
---|---|---|---|
Parent | 135933 | Oct 1993 |