Patent Grant
7617591
The present invention generally relates to a printed circuit board, and more specifically to a method for fabricating embedded thin film resistors of a printed circuit board.
In general, besides using conventional discrete passive elements, a printed circuit board can also use a thick film or a thin film process to develop the resistors required. In the thick film process, the resistors of the printed circuit board are made of carbon paste printed on the printed circuit board. Then the resistances of the resistors are fine-tuned by the laser trimming. In the thin film process, on the other hand, a nickel-plated copper foil and the epoxy resin of the printed circuit board is pressed together during the fabricating process of the printed circuit board. The nickel-plated side of the copper foil faces toward the printed circuit board and the non-plated side of the copper foil faces outward. Then, in a subsequent photolithography process, an acid etching solution is first used to etch both the copper and nickel layers, and then an alkaline etching solution is used to etch away the copper layer. A number of nickel blocks with the required dimensions are thereby formed. Laser is then used to trim each of the nickel blocks to achieve the precise resistance required.
In addition, currently, there is an electroless deposition technology that can replace the foregoing thin film method for building the resistor blocks to form thin film resistors.
In conventional thick film resistor fabricating methods, using high curing temperature carbon paste for the resistors is rather simple, mature, and less costly. However, because the laminate of the printed circuit board is susceptible to high temperature, low curing temperature carbon paste is usually used. The macromolecular polymer contained in the low curing temperature carbon paste will remain in the formed resistors even after the curing and solidification processes of the resistors. The hydrophilic property of the macromolecular polymer is the major factor causing the resistances of the resistors to vary along with the environmental change. Therefore, resistors having constant and precise resistances are difficult to achieve. On the other hand, the conventional thin film methods use the same temperatures and solutions as the conventional printed circuit board fabrication methods. The fabricated embedded resistors also have better stability and accuracy than those made by thick film methods. However, because the nickel-plated copper foil is difficult to manufacture, there are only limited supply sources and therefore the price is high. Although there are methods using the electroless deposition technology, the fabricated thin film resistors have inadequate adherence due to certain process factors. The application of these methods for mass production is thereby limited. Accordingly, the present invention is aimed at overcoming problems and disadvantages of conventional methods for fabricating thin film resistors of printed circuit boards.
The method provided by the present invention can be applied to single-sided, double-sided, multi-layered, and build-up printed circuit boards. The present invention develops at least a resistor layer in at least any one layer of the printed circuit board. The resistor layer is then etched to form a number of resistor elements required by the circuit layout of the printed circuit board.
The embedded thin film resistors made by the present invention replace the bulky conventional discrete resistors. The printed circuit board can therefore have finer circuit layout and much smaller size. The capacitive reactance effect usually found at the connectors of conventional discrete resistors is also avoided. The signal transmission speed and quality of the printed circuit board is therefore significantly enhanced, especially for high frequency applications. The process for forming the resistor layer provided by the present invention is very similar to that used for ordinary printed circuit boards and can be carried out using the same equipment. Therefore there is no significant investment on new equipment. The process for forming the resistor layer provided by the present invention, just like the process for ordinary printed circuit boards, is applicable in mass production and contributes to a significant lower manufacturing cost.
The foregoing and other objects, features, aspects and advantages of the present invention will become better understood from a careful reading of a detailed description provided herein below with appropriate reference to the accompanying drawings.
a)-2(f) are schematic diagrams showing the various steps of
a)-4(i) are schematic diagrams showing the various steps of
a)-5(e) are schematic diagrams showing the various steps of depositing multiple resistor layers respectively according to the present invention.
In step 101, as shown in
The foregoing conductive wires 21 and resistor wells 22 can be formed using an ordinary printed circuit board fabrication process such as the subtractive, additive, or semi-additive process. The conductive wire 21 is made of copper, aluminum, other well conductive material, or an alloy of the above.
In step 102, as shown in
The foregoing activated layer 3 is made of activated palladium (Pd) or other appropriate activator that can be used to form the activated layer using a printing, spraying, or dipping method.
In step 103, as shown in
The foregoing resistor layer 4 can be made of a nickel-phosphorus, palladium-phosphorus, ruthenium-phosphorus, or other metallic material having considerable resistance characteristics.
In step 104, as shown in
The foregoing etching resist 5 is made of etching resist dry film, wet film, ink, plastic film, or solder mask ink, and can be formed by a screen printing or photolithography process.
In step 105, as shown in
In step 106, as shown in
The foregoing etching resist 5 on the resistor layer 4 may not be stripped away if the etching resist 5 is made of solder mask ink.
In step 107, the shape and dimension of each resistor element 41 of the resistor layer 4 is adjusted to obtain accurate resistance by laser trimming.
At the end of this step, each resistor element 41 of the resistor layer 4 can be coated with protective ink. The protective ink is then heated and solidified so that subsequent processes of the printed circuit board do not affect the resistance of each resistor element 41. The coating and solidification of the protective ink can also be conducted before the laser trimming. In this way, undesirable influence of the ink coating and solidification on the resistances of the resistor elements 41 can be avoided after their resistances are adjusted by laser trimming.
In step 201, as shown in
The conductive layer 2 is made of copper, aluminum, other well conductive material, or an alloy of the above.
In step 202, as shown in
The foregoing activated layer 3 is made of activated palladium (Pd) or other appropriate activator that can be used to form the activated layer 3 using a printing, spraying, or dipping method.
In step 203, as shown in
The foregoing resistor layer 4 can be made of a nickel-phosphorus, palladium-phosphorus, ruthenium-phosphorus, or other metallic material having considerable resistance characteristics.
In step 204, as shown in
The foregoing etching resist 5 is made of etching resist dry film, wet film, ink, plastic film, or solder mask ink, and can be formed by a screen printing or photolithography process.
In step 205, as shown in
In step 206, as shown in
In step 207, as shown in
In step 208, as shown in
In step 209, as shown in
The foregoing etching resist 5′ on the resistor layer 4 may not be stripped away if the etching resist 5′ is made of solder mask ink.
In step 210, the shape and dimension of each resistor element 41 of the resistor layer 4 is adjusted to obtain accurate resistance by laser trimming.
In the foregoing steps 205 to 209, the layout of conductive wires 21 is first formed by etching the conductive layer 2 and the resistor elements 41 is then formed by etching the resistor layer 4. If higher degree of accuracy is required, the etching of the conductive layer 2 and resistor layer 4 can be conducted together so that the layout of conductive wires 21 and each of the resistor elements 41 are formed according to the locations and dimensions of the etching resist 5. The etching resist 5 is then stripped away. Subsequently, the conductive layer 2 and resistor layer 4 are coated with another etching resist 5′ according to the locations and dimensions of the resistors required by the printed circuit board. Then the superfluous resistor layer 4 on the conductive layer 2 is etched away. Each individual resistor element 41 has two contact points 42 connecting with the conductive wires 21 of the conductive layer 2. The etching resist 5′ is then stripped away.
At the end of the foregoing process, each resistor element 41 of the resistor layer 4 can be coated with protective ink. The protective ink is then heated and solidified so that subsequent processes of the printed circuit board do not affect the resistance of each resistor element 41. The coating and solidification of the protective ink can also be conducted before the laser trimming. In this way, undesirable influence of the ink coating and solidification on the resistances of the resistor elements 41 can be avoided after their resistances are adjusted by laser trimming.
The resistance of the resistor element 41 depends on the thickness and dimension of the resistor element 41, and the volume resistivity of the material used for the resistor layer 4. Since the thickness and volume resistivity of the resistor elements 41 are the same because they are all developed from the same deposition of resistor layer 4, adjusting the dimension of the resistor elements 41 is the only way to differentiate the resistance among the resistor elements 41. For resistor elements 41 having a large resistance, their shape would be much longer or narrower than those having a smaller resistance. Therefore there is a range limitation on the resistance achievable by varying the dimension of the resistor elements 41. To overcome these disadvantages multiple resistor layers 4 can be deposited. As shown in
The resistor elements 41 and 41′ of the resistor layer 4 and 4′ respectively can have their dimensions etched or laser-trimmed simultaneously at the end so as to achieve the desired resistances.
In addition, the method provided by the present invention can be applied to single-sided, double-sided, multi-layered, and build-up printed circuit boards. In these printed circuit boards, at least a resistor layer 4 is formed in at least any one layer of these printed circuit boards and etched to obtain the resistor elements 41 required by the circuit layout of the printed circuit boards. Electrical connections are then established between the resistor elements 41 and the conductive wires 21.
Although the present invention has been described with reference to the preferred embodiments, it will be understood that the invention is not limited to the details described thereof. Various substitutions and modifications have been suggested in the foregoing description, and others will occur to those of ordinary skill in the art. Therefore, all such substitutions and modifications are intended to be embraced within the scope of the invention as defined in the appended claims.
| Number | Date | Country | Kind |
|---|---|---|---|
| 93106057 A | Mar 2004 | TW | national |
This is a division of U.S. patent application Ser. No. 10/914,570, filed Aug. 7, 2004, now U.S. Pat. No. 7,213,327, issued May 8, 2007.
| Number | Name | Date | Kind |
|---|---|---|---|
| 3557440 | Haberecht | Jan 1971 | A |
| 3864825 | Holmes | Feb 1975 | A |
| 3896284 | Holmes | Jul 1975 | A |
| 4963389 | Takada et al. | Oct 1990 | A |
| 5152869 | Ferraris et al. | Oct 1992 | A |
| 5291175 | Ertmer et al. | Mar 1994 | A |
| 5976944 | Czagas et al. | Nov 1999 | A |
| 6281090 | Kukanskis et al. | Aug 2001 | B1 |
| 6448644 | Lin | Sep 2002 | B1 |
| 6630743 | Magnuson et al. | Oct 2003 | B2 |
| 6935016 | Hashimoto et al. | Aug 2005 | B2 |
| 20020063109 | Hayashizaki | May 2002 | A1 |
| 20030150101 | Park et al. | Aug 2003 | A1 |
| Number | Date | Country | |
|---|---|---|---|
| 20070124918 A1 | Jun 2007 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 10914570 | Aug 2004 | US |
| Child | 11669157 | US |
