S. Wolf, Silicon Processing for VLSI Era. vol. 2, pp. 204-206, copyright 1990 by Lattice Press. |
IBM "Technical Disclosure Bulletin", vol. 34, No. 9, Feb. 1992, entitled Soft Error Rate Reduction in Trench Technology, p. 117. |
A. Nakagawa et al., "New 500V Output Device Structures for Thin Silicon Layer on Silicon Dioxide Film", International Symposium on Power Semiconductor Devices & IC's, (1990), pp. 97-101. |
Y. Ohata et al., "Dielectrically Isolated Intelligent Power Switch", IEEE 1987 Custom Integrated Circuits Conference, pp. 443-446. |
K. D. Beyer et al., "Borosilicate Glass Trench Fill", IBM Technical Disclosure Bulletin, vol. 27, No. 2 Jul. 1984, pp. 1245-1247. |
"Formation of Thermal Isolation Cap Oxide", IBM Technical Disclosure Bulletin, vol. 33, No. 4 Sep. 1990, pp. 463-465. |
K. Shenai, "A Novel Trench Planarization Technique Using Polysilicon Refill, Polysilicon Oxidation, and Oxide Etchback", IEEE Transactions on Electron Devices, vol. 40, No. 2, Feb. 1993, pp. 459-463. |
Patent Abstract of Japan, T. Ezaki, "Forming Method for Isolating Region", 62-257575, Apr. 18, 1989, E-795, Jul. 28, 1989, vol. 13/No. 338, pp. 149-151. |
J. Wang, "Selective Substrate Contact With Dual Width Trenches", Motorola Inc., Technical Developments, vol. 18, Mar. 1993, pp. 18-21. |
IBM Technical Disclosure Bulletin, "Trench Filling Process"; vol. 28, No. 6, Nov. 1985, pp. 2583-2584. |
IBM Technical Disclosure Bulletin, "Fabrication of a Sub-Minimum Lithography Trench", vol. 29, No. 6, Nov. 1986, pp. 2760-2761. |