The invention relates to a light emitting unit, and particularly relates to a method for manufacturing a light emitting unit.
Generally, series-parallel control of a light emitting unit composed of a plurality of light emitting diode (LED) chips on a circuit substrate is implemented according to a serial-parallel connection method of voltage values and current values provided by a power supplier when a circuit layout is designed on the circuit substrate. However, since types of the LED chips are plural, i.e. the voltage value and the current value required by each of the LED chips are different, when the light emitting unit is disposed on the circuit substrate, besides that it is difficult to achieve an optimal light emitting effect, the appearance and cost of the circuit substrate are also influenced due to modification of the circuit layout.
For example, if an initial design of the circuit layout of the circuit substrate is a circuit design of 4S1P, when a conversion efficiency test is performed to modify the initial design into a circuit design of 2S2P, since series-parallel modification cannot be implemented after the circuit layout is completed, jumpers, circuit disconnection or remanufacturing or re-planning of the circuit layout are required in order to achieve the required series-parallel design, by which not only a manufacturing cost is increased, a manufacturing time is also increased.
The invention is directed to a method for manufacturing a light emitting unit capable of selectively forming different series connection loop, parallel connection loop or series-parallel connection loop through a cutting process.
A method for manufacturing light emitting units comprising providing a semiconductor structure comprising a plurality of light emitting dices; forming an encapsulant covering the light emitting dices; mounting the light emitting dices to a patterned conductive layer coupled to a carrier board, wherein the light emitting dices are electrically connected to the patterned conductive layer; providing a substrate on the encapsulant, wherein the encapsulant is located between the substrate and the light emitting dices; and cutting the substrate, the encapsulant, the semiconductor structure, and the carrier board so as to obtain the light emitting units.
A method of manufacturing light emitting units comprising providing a semiconductor structure comprising a substrate, a phosphor-containing encapsulant, a plurality of light emitting dices and an external circuit, wherein the phosphor—containing encapsulant covers the light emitting dices located between the substrate and the external circuit, and a patterned conductive layer is formed on electrodes of the light emitting dices and is physically coupled to the external circuit; and cutting the semiconductor structure so as to obtain the light emitting units.
A method of manufacturing light emitting units comprising providing a semiconductor structure comprising a light transmissive layer, an encapsulant containing a phosphor material and a plurality sets of light emitting dices, wherein the encapsulant covers the light emitting dices and is disposed between the light transmissive layer and the light emitting dices; mounting a plurality of sets of wirings to the plurality of sets of light emitting dices to form series circuits and/or parallel circuits; and performing a cutting process to obtain the light emitting units, wherein each of the light emitting units at least comprises one of the sets of light emitting dices and one of the sets of wirings.
According to the above descriptions, the cutting process is performed to cut the semiconductor structure, the patterned conductive layer, the encapsulant and the substrate so as to define the light emitting unit with the series connection loop, the parallel connection loop or the series-parallel connection loop. Therefore, a user is capable of selecting a cutting region by himself according to a usage requirement, so as to form different circuit loop designs. In this way, according to the method for manufacturing the light emitting unit of the invention, the user has better manufacturing flexibility, and the manufactured light emitting unit has circuit loop designs of a plurality of patterns.
In order to make the aforementioned and other features and advantages of the invention comprehensible, several exemplary embodiments accompanied with figures are described in detail below.
The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.
Referring to
Then, referring to
Then, referring to
Then, referring to
Finally, referring to
Although the light emitting unit 100a with the series connection loop (i.e. 4S) is formed after the cutting process, in other embodiments, the cutting region can be changed according to an actual requirement of the user to form the light emitting unit of different circuit loops.
For example, referring to
Alternatively, referring to
In other embodiments that are not illustrated, those skilled in the art can select the cutting region on the semiconductor structure 110 by themselves according to an actual requirement by referring to descriptions of the aforementioned embodiments, so as to form the light emitting unit with the required circuit loop (for example, 2S3P, 4S1P, etc.).
Moreover, it should be noticed that the patterned metal layer 140 of the present embodiment covers the first electrodes 124 and the second electrodes 126 of the light emitting dice 120 and extends to a part of the molding compound 130. Namely, the patterned metal layer 140 may increase a contact area of the first electrodes 124 and the second electrodes 126 of the light emitting dice 120, which avails assembling the light emitting units 100a, 100b and 100c formed after the cutting process with an external circuit, by which an alignment accuracy and assembling efficiency are effectively improved.
Moreover, referring to
Particularly, as shown in
In summary, the cutting process is performed to cut the semiconductor structure, the patterned metal layer, the molding compound and the substrate so as to define the light emitting unit with the series connection loop, the parallel connection loop or the series-parallel connection loop. Therefore, the user is capable of selecting a cutting region by himself according to a usage requirement, so as to form different circuit loop designs. In this way, according to the method for manufacturing the light emitting unit of the invention, the user has better manufacturing flexibility, and the manufactured light emitting unit may have circuit loop designs of a plurality of patterns.
It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Number | Date | Country | Kind |
---|---|---|---|
103124160 A | Jul 2014 | TW | national |
This is a continuation application of and claims the priority benefit of U.S. application Ser. No. 15/859,714, filed on Jan. 1, 2018, now allowed. The prior U.S. application Ser. No. 15/859,714 is a continuation application of and claims the priority benefit of U.S. application Ser. No. 14/957,630, filed on Dec. 3, 2015, now patented. The prior U.S. application Ser. No. 14/957,630 is a continuation application of and claims the priority benefit of U.S. application Ser. No. 14/474,283, filed on Sep. 1, 2014, now patented, which claims the priority benefit of Taiwan application serial no. 103124160, filed on Jul. 14, 2014. The entirety of each of the above-mentioned patent applications is hereby incorporated by reference herein and made a part of this specification.
Number | Name | Date | Kind |
---|---|---|---|
20080128735 | Yoo et al. | Jun 2008 | A1 |
20080284315 | Tasumi et al. | Nov 2008 | A1 |
20110001148 | Sun et al. | Jan 2011 | A1 |
20110291141 | Sorimachi | Dec 2011 | A1 |
20110294242 | Lu | Dec 2011 | A1 |
20110297986 | Nishiuchi et al. | Dec 2011 | A1 |
20120242216 | Kotani et al. | Sep 2012 | A1 |
20130270586 | Son | Oct 2013 | A1 |
20130320382 | Kojima et al. | Dec 2013 | A1 |
20140117396 | Eisert et al. | May 2014 | A1 |
Number | Date | Country |
---|---|---|
1619849 | May 2005 | CN |
101416322 | Apr 2009 | CN |
101467269 | Jun 2009 | CN |
201262377 | Jun 2009 | CN |
101834236 | Sep 2010 | CN |
101855735 | Oct 2010 | CN |
101471417 | Mar 2011 | CN |
102347427 | Feb 2012 | CN |
102347436 | Feb 2012 | CN |
102593023 | Jul 2012 | CN |
102646674 | Aug 2012 | CN |
102870242 | Jan 2013 | CN |
102969435 | Mar 2013 | CN |
103003966 | Mar 2013 | CN |
202948972 | May 2013 | CN |
103325776 | Sep 2013 | CN |
103400921 | Nov 2013 | CN |
103594600 | Feb 2014 | CN |
203774363 | Aug 2014 | CN |
104515040 | Apr 2015 | CN |
104678649 | Jun 2015 | CN |
2009218274 | Sep 2009 | JP |
2010135513 | Jun 2010 | JP |
2012138454 | Jul 2012 | JP |
200929389 | Jul 2009 | TW |
M460409 | Aug 2013 | TW |
201351710 | Dec 2013 | TW |
2013051281 | Apr 2013 | WO |
Entry |
---|
“Office Action of China Related Application No. 201810151522.X”, dated Feb. 28, 2019, pp. 1-8. |
“Office Action of Taiwan Related Application No. 107112828”, dated Feb. 22, 2019, pp. 1-29. |
“Office Action of China Related Application No. 201610089250.6”, dated Jan. 11, 2019, pp. 1-11. |
“Office Action of Taiwan Related Application No. 107121028”, dated Oct. 25, 2018, pp. 1-7. |
“Office Action of China Related Application No. 201410357440.2”, dated Jun. 23, 2017, pp. 1-9. |
“Office Action of China Related Application No. 201410359002.X”, dated Mar. 6, 2019, pp. 1-19. |
“Office Action of China Related Application No. 201610827797.1”, dated Apr. 17, 2019, pp. 1-8. |
“Office Action of Related U.S. Appl. No. 16/102,691,” dated Jul. 31, 2019, p. 1-p. 18. |
“Office Action of Taiwan Counterpart Application,” dated Dec. 27, 2019, p. 1-p. 4. |
“Office Action of U.S. Counterpart Application,” dated Dec. 4, 2019, p. 1-p. 12. |
Number | Date | Country | |
---|---|---|---|
20190131490 A1 | May 2019 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 15859714 | Jan 2018 | US |
Child | 16231914 | US | |
Parent | 14957630 | Dec 2015 | US |
Child | 15859714 | US | |
Parent | 14474283 | Sep 2014 | US |
Child | 14957630 | US |