Japanese Abstract, O. Hisashi, "Contact Forming Method and Fabrication of Semiconductor Device", vol. 16, No. 554 (E-1293) Nov. 25, 1992, JP4211120, Aug. 3, 1992. |
Japanese Abstract, M. Mutsuki, "Manufacture of Semiconductor Device", vol. 17, No. 125, (E-1332), Mar. 16, 1993, JP4299846, Oct. 23, 1992. |
Japanese Abstract, K. Tetsuo, "Manufacture of Semiconductor Device", vol. 15, No. 383, (E-1116), Sep. 27, 1991, JP3152931, Jun. 28, 1991. |
Japanese Abstract, H. Masahito, "Forming Method of Multilayer Wiring", vol. 17, No. 431, (E-1411), Aug. 10, 1993, JP5090261, Apr. 9, 1993. |
Japanese Abstract, M. Keimei, "Manufacture of Semiconductor Device", vol. 11, No. 231, (E-527), Jul. 28, 1987, JP62046543, Feb. 28, 1987. |
Kaanta, Carter W. et al.: "Dual Damascene: A ULSI Wiring Technology," from the VMIC Conference, Jun. 1991, pp. 144-152. |
Hayashi, Yoshihiro et al.: "Nitride Masked Polishing (NMP) Technique for Surface Planarization of Interlayer-Dielectric Films," from Extended Abstracts of the 1992 International Conf. on Solid State Devices & Materials, pp. 533-535. |
Comello, Victor, ed.: "Planarization Using RIE and Chemical Mechanical Polish," in Semiconductor International, Mar., 1990. (No Pages Given). |
Nagy, Andrew & Helbert, John: "Planarized Inorganic Interlevel Dielectric for Multilevel Metallization, Part I," in Solid State Technology, Jan. 1991, pp. 53-56. |