Method for producing an electronic component

Information

  • Patent Grant
  • 7846838
  • Patent Number
    7,846,838
  • Date Filed
    Thursday, July 27, 2006
    18 years ago
  • Date Issued
    Tuesday, December 7, 2010
    14 years ago
Abstract
The invention relates to a method for producing an electronic component on a surface of a substrate with the electronic component having, seen at right angles to the surface of the substrate, at least two electrical functional layers which are arranged one above the other and such that they overlap at least in a surface area F, with the at least two electrical functional layers on the substrate being structured directly or indirectly using a continuous process, with a first electrical functional layer of the at least two electrical functional layers being structured such that a first length/width dimension of the first electrical functional layer parallel to the surface of the substrate and in a relative movement direction of the substrate is at least 5 μm longer/wider, preferably more than 1 mm longer/wider, than a length/width dimension of the surface area F in the relative movement direction and parallel to the surface of the substrate.
Description

The invention relates to a method for producing an electronic component on a surface of a substrate with the electronic component having, seen at right angles to the surface of the substrate, at least two electrical functional layers which are arranged one above the other and such that they overlap at least in a surface area F, with the at least two electrical functional layers on the substrate being structured directly or indirectly using a continuous process, and with the substrate being moved relative to a structuring unit.


One such method is known from WO 2004/047144 A2. An organic electronic component is described, such as an organic field-effect transistor (OFET), circuits with components such as these, and a production method. The electronic component is formed using a low-cost printing process.


DE 101 26 859 A1 describes a method for producing conductive structures, active components produced in this way such as organic field-effect transistors (OFETs) or organic light-emitting diodes (OLEDs) as well as circuits with components such as these. The conductive structure such as interconnects and electrodes are produced by means of printing techniques on a thin, flexible plastic film, with all known printing processes, in particular intaglio, relief, lithography, screen printing or tampo printing, being cited as being suitable.


The use of continuous processes for the production of electronic components allows them to be mass-produced at low cost at high process rates. In order to achieve electrical values that are as uniform as possible and the functionality of an electronic component, the individual electrical functional layers from which the electronic component is constructed must be formed successively and, in the process, in a correct position, orientation and arrangement one above the other, in accordance with a predetermined layout. The higher the speed that is chosen for the substrate and/or the structuring unit in the continuous process, the more probable is the occurrence of discrepancies in the area of the ideal positioning of the electrical functional layers with respect to further electrical functional layers which have already been provided on the substrate.


Direct formation and simultaneous structuring of the electrical functional layer are preferably carried out by means of a printing process. Alternatively, however, an electrical functional layer can also be structured by means of a laser or etching technique only after its formation. In both cases, a proportion of the area of the electrical functional layer is not formed at the ideal position, as predetermined by the layout, because of the process.


The object of the invention is now to provide a method for producing an electronic component which, even at high process rates, leads to a functional, electronic component with the desired electrical characteristic values.


For the method for producing an electronic component on a surface of a substrate, with the electronic component having, seen at right angles to the surface of the substrate, at least two electrical functional layers which are arranged one above the other and such that they overlap at least in a surface area F, with the at least two electrical functional layers on the substrate being structured directly or indirectly using a continuous process, and with the substrate being moved relative to a structuring unit, the object is achieved in that

  • a) a first electrical functional layer of the at least two electrical functional layers is structured such that a first length dimension (L1) of the first electrical functional layer parallel to the surface of the substrate and in a relative movement direction of the substrate relative to the structuring unit is at least 5 μm longer, preferably more than 1 mm longer, than a length dimension (LF) of the surface area F in the relative movement direction and parallel to the surface of the substrate, and/or in that
  • b) a first electrical functional layer of the at least two electrical functional layers is structured such that a first width dimension (B1) of the first electrical functional layer parallel to the surface of the substrate and at right angles to a relative movement direction of the substrate is at least 5 μm wider, and preferably more than 1 mm wider relative to the structuring unit than a width dimension (BF) of the surface area F at right angles to the relative movement direction and parallel to the surface of the substrate.


Any electrical lines or interconnects which are required to make electrical contact with the electrical functional layers are in this case considered as not being associated with the respective functional layer.


If the substrate is moved relative to the structuring unit, then this means that either the substrate itself and/or the structuring unit can be moved. In this case, either only the substrate may be moved with the structuring unit remaining stationary during this process, or the structuring unit can move with the substrate remaining stationary in this case, or else both the substrate and the structuring unit may be moveable.


The method according to the invention makes it possible to position with extremely little effort a further electrical functional layer, which is intended to be formed after the formation of a first electrical functional layer designed in this way and to be aligned with respect to the first electrical functional layer, since any minor discrepancy from the ideal positioning of the further electrical functional layer does not affect the functionality and the electrical characteristic values of the electronic component. An electronic component formed using the method according to the invention accordingly tolerates (in the relative movement direction and/or at right angles to the relative movement direction) a discrepancy from the layout in the positioning of the first electrical functional layer with respect to a further electrical functional layer, depending on the location of the ideal position of the first electrical functional layer with respect to the surface area F. This allows the process rate to be increased further and the probability of occurrence of defective electronic components to be reduced.


In this case, it is particularly preferable for the first length dimension of the first electrical functional layer in the relative movement direction to be 50 to 500 μm longer than the length dimension of the surface area F in the relative movement direction. This design represents a compromise between the additional space required by the method for the electrical functional layers and the probability of achieving a component which does not operate, or operates only to a restricted extent.


It has been proven, for the first electrical functional layer to be positioned with respect to the surface area F such that a first area centroid of the first electrical functional layer and an area centroid of the surface area F are located one above the other in the layout, seen at right angles to the surface of the substrate. In consequence, in case a) according to the layout, the first electrical functional layer overhangs the surface area F in the relative movement direction both at the front and at the rear, so that an area centroid of a further electrical functional layer can be positioned in accordance with the layout in the relative movement direction both with a negative and with a positive discrepancy from its ideal position. In case b), the first electrical functional layer, in accordance with the layout, overhangs the surface area F at right angles to the relative movement direction on both sides, so that an area centroid of a further electrical functional layer can be positioned at right angles to the relative movement direction both with a negative and with a positive lateral discrepancy from its ideal position, in accordance with the layout.


If only case a) occurs, then it is also possible instead of this to combine case a) with case b) such that a second electrical functional layer of the at least two electrical functional layers to be structured such that a second width dimension of the second electrical functional layer parallel to the surface of the substrate and at right angles to the relative movement direction is at least 5 μm wider, preferably more than 1 mm wider, than a width dimension of the surface area F at right angles to the relative movement direction and parallel to the surface of the substrate. This likewise ensures that different positioning of the substrate on the plane of the substrate seen at right angles to the relative movement direction can be tolerated to a major extent when the first and second electrical functional layers are formed successively.


In this case, it has been proven for the second electrical functional layer to be positioned with respect to the surface area F in the layout such that a second area centroid of the second electrical functional layer and the area centroid of the surface area F will be located one above the other, seen at right angles to the surface of the substrate. In consequence, the second electrical functional layer in the layout overhangs the surface area F in the relative movement direction on both sides, so that, in the relative movement direction, any lateral discrepancy, which may occur during printing, of the second electrical functional layer from the ideal position in accordance with the layout can be tolerated.


It has been proven that a printing process, such as intaglio, relief, lithographic, screen or tampo printing processes may be used as the continuous process. The expression screen printing should in this case be understood as also covering template printing.


Printing methods such as these can be carried out at high process rates. In this case, an electrical functional layer may be formed on the substrate directly by means of printing and in the desired form at this stage.


It has also been proven that a laser structuring method or a photolithographic structuring method can be used as a continuous process, with the expression photolithographic structuring method in this case being used in general to mean all etching methods which make use of masks or masking layers.


Methods such as these allow the indirect formation and shaping of an electrical functional layer which has been formed on the substrate, for example by means of vapor deposition or sputtering. In this case, for example a vapor-deposited electrical functional layer is removed in places by means of a laser. During the positioning of the laser with respect to the electrical functional layer which has already been formed on the substrate, minor discrepancies from the ideal position normally occur, so that this results in a discrepancy between the electrical functional layer that is formed and the layout.


If a photo resist is applied over the entire area of an electrical functional layer, it is exposed via a mask, and the areas of the resist that have not been cured are removed, an etching process is carried out and the photo resist is then removed, then minor discrepancies in the positioning of the mask from its ideal position also result in position discrepancies between the electrical functional layer that is formed and the layout.


Furthermore, the electrical functional layer may actually be printed in the desired areas for example with an etching-resistant mask layer, with those areas of the electrical functional layer which have not been printed being removed by etching. The etching-resistant mask layer is then dissolved and those areas of the electrical functional layer which have been structured in the desired shape and remain underneath are exposed. As in the situation when an electrical functional layer is printed directly, discrepancies from the ideal position likewise occur during printing of the mask layer. These are transferred directly from the mask layer to the electrical functional layer that has been structured in this way.


Furthermore, it has been proven that an ink-jet structuring process can be used as the continuous process, with high process rates being possible. In this case, an electrical functional layer may be formed on the substrate directly by means of ink-jet printing and in the desired form at this stage. The ink-jet process, however, also makes it possible to apply a mask layer in order to structure a previously formed electrical functional layer in this way.


The relative speed of the substrate with respect to the structuring unit during the continuous process is preferably chosen to be in the range from 0.5 to 200 m/min, preferably in the range from 10 to 100 m/min. This allows mass production of electronic components with low production costs.


In this case, it is particularly preferable for a flexible substrate, in particular an elongated plastic film which may have more than one layer, to be used as the substrate. By way of example, plastic films composed of polyester, polyethylene, polyethylene-terephthalate or polyimide are suitable for this purpose.


It has been proven that the thickness of the substrate may be chosen in the range from 6 μm to 200 μm, preferably in the range from 12 μm to 50 μm.


In the case of a flexible substrate is particularly advantageous when transport from roll to roll is carried out during the continuous process. In this case, the uncoated flexible substrate is wound up onto one roll, the substrate is pulled off the roll and is passed through a process machine, during which process it is structured, and is finally wound up on a further roll, as a coated substrate. This allows the processing of long substrate strips, in which case the positioning process with respect to the process machine need be carried out only once at the start of a new substrate roll.


It has been proven that the at least two electrical functional layers may each be formed with a layer thickness in the range from 1 nm to 100 μm, preferably in the range from 10 nm to 300 nm.


The at least two electrical functional layers may be arranged directly adjacent to one another in the electronic component, seen in the cross section through the substrate. The at least two electrical functional layers therefore make direct contact with one another.


Alternatively, at least one third electrical functional layer may be arranged at least in the surface area F in the electronic component between the at least two electrical functional layers, seen in the cross section through the substrate. The at least two electrical functional layers therefore do not make direct contact with one another.


In this case, it has been proven that the at least one third electrical functional layer may overhang the surface area F on all sides, seen at right angles to the surface of the substrate, with a third length dimension of the at least one third electrical functional layer parallel to the surface of the substrate and in the relative movement direction being at least 5 μm longer, preferably more than 1 mm longer, than the length dimension of the surface area F in the relative movement direction and parallel to the surface of the substrate and with a third width dimension of the third electrical functional layer parallel to the surface of the substrate and at right angles to the relative movement direction being at least 5 μm wider, preferably more than 1 mm wider, than a width dimension of the surface area F at right angles to the relative movement direction and parallel to the surface of the substrate.


The first electrical functional layer is preferably in the form of one or more, in particular organic, electrode or electrodes.


In this case, all types of organic, metallo-organic and inorganic plastics may be viewed as conductive “organic” materials. There is accordingly no intention to restrict this in the dogmatic sense to organic material as being a material containing carbon, and, in fact, this is also intended to cover the use, for example, of silicones. Furthermore, the expression is not intended to be restricted in any way in terms of the molecule size, in particular to polymer and/or oligomer materials, and the use of “small molecules” is also possible in all cases.


Polyaniline or polypyrrole have been proven, inter alia, as electrically conductive organic materials.


However, vapor-deposited or sputtered metal layers are also suitable as an electrode layer for the first electrical functional layer, for example composed of at least one of the materials gold, silver, copper, aluminum, platinum, titanium or the like. These are then preferably structured by means of a laser or etching.


If the second electrical functional layer makes direct contact with the first electrical functional layer, then it has been proven that the second electrical functional layer may be in the form of an electrical, in particular organic, isolation layer or a semiconductor layer, in particular an organic semiconductor layer. Inter alia, polyvinyl phenol has been proven as an organic isolation material. By way of example, polythiophene is suitable for use as an organic semiconductor material.


If the first and the second electrical functional layers are arranged at a distance from one another, then it has been proven that the second electrical functional layer may be in the form one or more, in particular organic, electrode or electrodes. In this case, the materials already mentioned above for the first electrical functional layer, which is in the form of an electrode, can likewise be used as electrically conductive materials.


A field-effect transistor, a capacitor, a diode or a component having at least one via in particular in each case with at least one organic electrical functional layer, is preferably formed as the electronic component. The expression via means an opening, normally at right angles to the substrate plane, through which an electrical connection is made between electrical functional layers, which do not make direct contact with one another, in a functional layer stack. The process of forming vias, for example by means of an etching process and using a structuring layer, can also result in offsets of the type described above, in which case any discrepancy in the position of a via from the ideal position in accordance with the layout can be compensated for by means of the method according to the invention.






FIGS. 1
a to 3b are intended to explain the invention by way of example. In these figures:



FIG. 1
a shows a plan view of a coated substrate,



FIG. 1
b shows a cross section A-A′ through the coated substrate shown in FIG. 1a,



FIG. 2
a shows a plan view of a further coated substrate,



FIG. 2
b shows a cross section B-B′ through the coated substrate shown in FIG. 2a,



FIG. 3
a shows a plan view of a further coated substrate, and



FIG. 3
b shows a cross section C-C′ through the coated substrate shown in FIG. 3a.






FIG. 1
a shows a plan view of the substrate 1 composed of PET film which has been printed with three electrical functional layers 2, 3, 4 in order to produce an electronic component, in this case a diode, on the surface of the substrate 1. Seen at right angles to the surface of the substrate 1, the electrical functional layers 2, 3, 4 are arranged one above the other and overlapping at least in a surface area F. The electrical functional layer 2 in this case forms a first electrical functional layer, with a first length dimension L1 of the first electrical functional layer parallel to the surface of the substrate 1 and in the relative movement direction of the substrate 1 being formed, during the printing process (shown by an arrow on the left in FIG. 1a) to be approximately 25 μm longer than a length dimension LF of the surface area F in the printing direction and parallel to the surface of the substrate 1. The first electrical functional layer is composed of electrically conductive material, in this case copper, as an electrode. The electrical functional layer 3 forms a second electrical functional layer, which is separated from the first functional layer by a third electrical functional layer 4 composed of poly-3-alkylthiophene. The second electrical functional layer is formed from silver. The second electrical functional layer has been formed such that a second width dimension B2 of the second electrical functional layer parallel to the surface of the substrate 1 and at right angles to the relative movement direction is at least approximately 50 μm wider than a width dimension BF of the surface area F at right angles to the relative movement direction and parallel to the surface of the substrate 1. The electrically conductive supply lines or interconnects which are, of course, required in order to make electrical contact with the first and second electrical functional layers have not been illustrated.



FIG. 1
a shows the ideal situation in accordance with the printing layout for the electronic component, in which the first electrical functional layer is positioned with respect to the surface area F such that a first area centroid of the first electrical functional layer and an area centroid SF of the surface area F are located one above the other, seen at right angles to the substrate 1, and the second electrical functional layer is positioned with respect to the surface area F such that a second area centroid of the second electrical functional layer and the area centroid SF of the surface area F are likewise located one above the other, seen at right angles to the substrate 1. In practice, however, this is not the case because of the discrepancies which occur during the structuring process.


The layer structure shown in FIG. 1a is tolerant to any discrepancy or offset such as this of the first functional layer in the relative movement direction and/or any discrepancy or offset of the second functional layer at right angles to the relative movement direction with respect to the illustrated ideal case, in accordance with the layout.



FIG. 1
b shows a cross section A-A′ through the printed substrate shown in FIG. 1a, in which the substrate 1 and the electrical functional layers 2, 3, 4 printed on it can be seen. In this case, the electrical functional layer 2 forms the first electrical functional layer, the electrical functional layer 3 forms the second electrical functional layer, and the electrical functional layer 4 forms a third electrical functional layer.



FIG. 2
a shows a plan view of a further printed substrate 1 composed of PET film, which is printed with three electrical functional layers 2′, 3′, 4′ in order to produce an electronic component, in this case a capacitor, on the surface of the substrate 1. Seen at right angles to the surface of the substrate 1, the electrical functional layer 2′, 3′, 4′ are arranged one above the other and overlapping at least in a surface area F. The electrical functional layer 2′ in this case forms a first electrical functional layer, with a first length dimension L1 of the first electrical functional layer parallel to the surface of the substrate 1 and in the relative movement direction of the substrate 1 being formed, during the printing of the substrate 1 (shown by an arrow on the left in FIG. 2a) to be approximately 1 mm longer than a length dimension LF of the surface area F in the relative movement direction and parallel to the surface of the substrate 1. The first electrical functional layer is composed of electrically conductive material, in this case copper, as an electrode. The electrical functional layer 3′ forms a further electrical functional layer, which is separated from the first functional layer by a third electrical functional layer 4′ composed of electrically insulating polymer. The further electrical functional layer is in the form of a silver electrode.


The first electrical functional layer has been formed such that a first width dimension B1 of the first electrical functional layer parallel to the surface of the substrate 1 and at right angles to the relative movement direction is approximately 600 μm wider than a width dimension BF of the surface area F at right angles to the printing direction and parallel to the surface of the substrate 1. The electrically conductive supply lines or interconnects which are required to make electrical contact with the first and further electrical functional layer have not been illustrated.



FIG. 2
a shows the ideal situation for the printing layout for the electronic component, in which the first electrical functional layer is positioned with respect to the surface area F such that a first area centroid of the first electrical functional layer and an area centroid SF of the surface area F are located one above the other, seen at right angles to the substrate 1, and the third as well as the further electrical functional layer are positioned with respect to the surface area F such that their respective area centroid and the area centroid SF of the surface area F are likewise located one above the other, seen at right angles to the substrate 1. However, in practice this is not the case because of the discrepancies which occur during the printing process. The layer structure shown in FIG. 2a is tolerant to any discrepancy or offset such as this of the first functional layer in the relative movement direction and/or any discrepancy or offset of the first functional layer at right angles to the relative movement direction with respect to the illustrated ideal case in accordance with the printing layout.



FIG. 2
b shows a cross section B-B′ through the printed substrate 1 shown in FIG. 2a, in which the substrate 1 and the electrical functional layers 2′, 3′, 4′ printed on it can be seen. In this case, the electrical functional layer 2′ forms the first electrical functional layer, the electrical functional layer 3′ forms the further electrical functional layer, and the electrical functional layer 4′ forms the third electrical functional layer.



FIG. 3
a shows a plan view of a further printed substrate 1 composed of PET film, which is printed with two electrical functional layers 2, 3 as an initial stage in the production of an electronic component, in this case by way of example an organic field-effect transistor (OFET), on the surface of the substrate 1. Seen at right angles to the surface of the substrate 1, the electrical functional layers 2, 3 are arranged one above the other and overlapping at least in a surface area F (bounded by a line printed in bold). The electrical functional layer 2 in this case forms a first electrical functional layer, with a first length dimension L1 of the first electrical functional layer parallel to the surface of the substrate 1 and in a relative movement direction of the substrate 1 being formed, during the printing of the substrate 1 (shown by an arrow on the left in FIG. 3a) to be approximately 1 mm longer than a length dimension LF of the surface area F in the relative movement direction and parallel to the surface of the substrate 1. The first electrical functional layer is formed from semi conductive material, in this case polyalkylthiophene. The electrical functional layer 3 forms a further electrical functional layer. The further electrical functional layer is formed from silver and is configured in the form of two comb structures, which are intended to form the source and drain electrodes of the OFET. Since the electrical functional layer 3 in this case has an irregular shape, the surface area F is in this case defined such that the maximum external dimensions (in the relative movement direction and at right angles to it) of the electrical functional layer 3 predetermine the extent of the surface area F, even though there is no overlap between the two electrical functional layers at any point within the surface area F defined in this way. This definition of the surface area F is expedient in this case since the aim during the printing of the comb structure with the first functional layer is to completely cover the comb structure.


The first electrical functional layer has been formed such that a first width dimension B1 of the first electrical functional layer parallel to the surface of the substrate 1 and at right angles to the relative movement direction is approximately 1 mm wider than a width dimension BF of the surface area F at right angles to the relative movement direction and parallel to the surface of the substrate 1. The electrically conductive supply lines or interconnects which may be required to make electrical contact with the first and further electrical functional layers have not been illustrated.



FIG. 3
a shows the ideal case in accordance with the printing layout for the electronic component, in which the first electrical functional layer is positioned with respect to the surface area F such that a first area centroid of the first electrical functional layer and an area centroid SF of the surface area F are located one above the other, seen at right angles to the substrate 1, and the further electrical functional layer is positioned with respect to the surface area F such that its area centroid and the area centroid SF of the surface area F are likewise located one above the other, seen at right angles to the substrate 1. However, in practice, this is not the case because of the discrepancies which occur during the printing process. The layer structure shown in FIG. 3a is tolerant to any such discrepancy or offset of the first functional layer in the relative movement direction and/or any discrepancy or offset of the first functional layer at right angles to the relative movement direction with respect to the illustrated ideal case in accordance with the printing layout.



FIG. 3
b shows a cross section C-C′ through the printed substrate 1 shown in FIG. 3a, in which the substrate 1 and the electrical functional layers 2, 3 printed on it can be seen. In this case, the electrical functional layer 2 forms the first electrical functional layer, and the electrical functional layer 3 forms a further electrical functional layer.


It should be noted that the figure illustrations 1a to 3b explain the fundamental idea of the invention only by way of example and that there are many further options for the person skilled in the art from the overall context allowing the method according to the invention to also be used to form electrical functional layers of other electrical components in continuous processes, with departing from the subject matter of the invention in the process.

Claims
  • 1. A method for producing an electronic component on a surface of a substrate with the electronic component having, seen at a right angle to the surface of the substrate, at least two electrical functional layers arranged one above the other and overlapping at least in a surface area F having a length dimension (LF), with the at least two electrical functional layers on the substrate being structured directly or indirectly with a structuring unit using a continuous process, and with the substrate being moved relative to the structuring unit, the substrate being flexible with a thickness in the range from 6 μm to 200 μm and which substrate is transported from roll to roll during the continuous process, wherein a) a first electrical functional layer of the at least two electrical functional layers is structured such that a first length dimension (L1) of the first electrical functional layer in a first direction parallel to the surface of the substrate and in a relative movement direction of the substrate relative to the structuring unit is at least 5 μm longer than the length dimension (LF) of the surface area F in the relative movement direction and in the first direction parallel to the surface of the substrate, and whereinb) the first electrical functional layer of the at least two electrical functional layers being structured such that a first width dimension (B1) of the first electrical functional layer parallel to the surface of the substrate and at a right angle to the relative movement direction of the substrate is at least 5 μm wider relative to the structuring unit than a second width dimension (BF) of the surface area F at a right angle to the relative movement direction and parallel to the surface of the substrate.
  • 2. The method as claimed in claim 1 wherein the first length dimension (L1) of the first electrical functional layer in the relative movement direction is 50 to 500 μm longer than the length dimension (LF) of the surface area F in the relative movement direction.
  • 3. The method as claimed in claim 1 wherein the first electrical functional layer is positioned in a layout with respect to the surface area F such that a first area centroid of the first electrical functional layer and an area centroid (SF) of the surface area F are located one above the other, seen at a right angle to the substrate.
  • 4. The method as claimed in claim 1 wherein, for case a) a second electrical functional layer of the at least two electrical functional layers is structured such that a second width dimension (B2) of the second electrical functional layer parallel to the surface of the substrate (1) and at a right angle to the relative movement direction is at least 5 μm wider than a width dimension (BF) of the surface area F at a right angle to the relative movement direction and parallel to the surface of the substrate.
  • 5. The method as claimed in claim 4 wherein the second electrical functional layer is positioned in a layout with respect to the surface area F such that a second area centroid of the second electrical functional layer and the area centroid (SF) of the surface area F are located one above the other, seen at a right angle to the substrate.
  • 6. The method as claimed in claim 1 including utilizing a continuous printing process comprising at least one of intaglio, relief, lithographic, screen or tampo printing process, a laser structuring method, or a photolithographic structuring method.
  • 7. The method as claimed in claim 1 wherein the relative speed of the substrate with respect to the structuring unit during the continuous process is in the range from 0.5 to 200 m/min.
  • 8. The method as claimed in claim 1 wherein an elongated plastic film which may comprise at least one layer comprises the substrate.
  • 9. The method as claimed in claim 8 wherein the thickness of the substrate is in the range from 12 μm to 50 μm.
  • 10. The method as claimed in claim 1 wherein the at least two electrical functional layers are each formed with a layer thickness in the range from 1 nm to 100 μm.
  • 11. The method as claimed in claim 1 wherein the at least two electrical functional layers are each formed with a layer thickness in the range from 10 nm to 300 nm.
  • 12. The method as claimed in claim 1 wherein the at least two electrical functional layers are arranged directly adjacent to one another in the electronic component, seen in the cross section through the substrate.
  • 13. The method as claimed in claim 1 wherein at least one third electrical functional layer is arranged at least in the surface area F in the electronic component between the at least two electrical functional layers, seen in the cross section through the substrate.
  • 14. The method as claimed in claim 13 wherein the at least one third electrical functional layer overhangs the surface area F on all sides, seen at right angles to the surface of the substrate, with a third length dimension of the at least one third electrical functional layer parallel to the surface of the substrate and in the relative movement direction being at least 5 μm longer, than the length dimension (LF) of the surface area F in the relative movement direction and parallel to the surface of the substrate and with a third width dimension of the third electrical functional layer parallel to the surface of the substrate and at a right angle to the relative movement direction being at least 5 μm wider than a width dimension (BF) of the surface area F at a right angle to the relative movement direction and parallel to the surface of the substrate.
  • 15. The method as claimed in claim 1 including forming the first electrical functional layer as an organic electrode or electrodes.
  • 16. The method as claimed in claim 1 including forming one of the at least two electrical functional layers into an electrical organic isolation layer or a semiconductor layer.
  • 17. The method as claimed in claim 1 including forming the one of the at least two electrical functional layers into one or more organic electrode or electrodes.
  • 18. The method as claimed in claim 1 including forming at least one organic electrical functional layer from the at least two functional layers and forming the at least one organic functional layer into the electronic component including at least one of a field-effect transistor, a capacitor, a diode or an electronic component containing at least one via.
Priority Claims (1)
Number Date Country Kind
10 2005 035 589 Jul 2005 DE national
PCT Information
Filing Document Filing Date Country Kind 371c Date
PCT/EP2006/007441 7/27/2006 WO 00 2/28/2008
Publishing Document Publishing Date Country Kind
WO2007/014694 2/8/2007 WO A
US Referenced Citations (152)
Number Name Date Kind
3512052 MacIver et al. May 1970 A
3769096 Ashkin Oct 1973 A
3955098 Kawamoto May 1976 A
3999122 Winstel et al. Dec 1976 A
4246298 Guarnery Jan 1981 A
4302648 Sado et al. Nov 1981 A
4340057 Bloch Jul 1982 A
4442019 Marks Apr 1984 A
4472627 Weinberger Sep 1984 A
4554229 Small Nov 1985 A
4865197 Craig Sep 1989 A
4926052 Hatayama May 1990 A
4937119 Nikles et al. Jun 1990 A
5053679 Thioulouse Oct 1991 A
5075816 Stormbom Dec 1991 A
5173835 Cornett et al. Dec 1992 A
5202677 Parker et al. Apr 1993 A
5206525 Yamamoto et al. Apr 1993 A
5259926 Kuwabara et al. Nov 1993 A
5321240 Takahira Jun 1994 A
5347144 Garnier et al. Sep 1994 A
5364735 Akamatsu Nov 1994 A
5395504 Hoffman et al. Mar 1995 A
5480839 Ezawa et al. Jan 1996 A
5486851 Gehner et al. Jan 1996 A
5502396 Desarzens Mar 1996 A
5528222 Moskowitz Jun 1996 A
5546889 Wakita et al. Aug 1996 A
5569879 Gloton Oct 1996 A
5574291 Dodabalapur et al. Nov 1996 A
5578513 Maegawa Nov 1996 A
5580794 Allen Dec 1996 A
5625199 Baumbach et al. Apr 1997 A
5625474 Aomori et al. Apr 1997 A
5629530 Brown et al. May 1997 A
5630986 Charlton May 1997 A
5652645 Jain Jul 1997 A
5691089 Smayling Nov 1997 A
5693956 Shi Dec 1997 A
5705826 Aratani et al. Jan 1998 A
5707894 Hsiao Jan 1998 A
5729428 Sakata et al. Mar 1998 A
5854139 Kondo et al. Dec 1998 A
5869972 Birch et al. Feb 1999 A
5883397 Isoda et al. Mar 1999 A
5892244 Tanaka et al. Apr 1999 A
5946551 Dimitrakopoulos Aug 1999 A
5967048 Fromson et al. Oct 1999 A
5970318 Choi et al. Oct 1999 A
5973598 Beigel Oct 1999 A
5994773 Hirakawa Nov 1999 A
5997817 Crismore et al. Dec 1999 A
5998805 Shi et al. Dec 1999 A
6036919 Thym et al. Mar 2000 A
6045977 Chandross et al. Apr 2000 A
6060338 Tanaka et al. May 2000 A
6072716 Jacobsen et al. Jun 2000 A
6083104 Choi Jul 2000 A
6087196 Sturm et al. Jul 2000 A
6107920 Eberhardt et al. Aug 2000 A
6133835 DeLeeuw et al. Oct 2000 A
6150668 Bao Nov 2000 A
6180956 Chondroudis Jan 2001 B1
6197663 Chandross Mar 2001 B1
6207472 Callegari et al. Mar 2001 B1
6215130 Dodabalapur Apr 2001 B1
6221553 Wolk Apr 2001 B1
6251513 Rector Jun 2001 B1
6259506 Lawandy Jul 2001 B1
6284562 Batlogg et al. Sep 2001 B1
6291126 Wolk et al. Sep 2001 B2
6300141 Segal et al. Oct 2001 B1
6321571 Themont et al. Nov 2001 B1
6322736 Bao Nov 2001 B1
6326288 Bornefeld Dec 2001 B1
6329226 Jones Dec 2001 B1
6330464 Colvin Dec 2001 B1
6335539 Dimitrakopoulos et al. Jan 2002 B1
6340822 Brown et al. Jan 2002 B1
6344662 Dimitrakopoulos et al. Feb 2002 B1
6362509 Hart Mar 2002 B1
6366017 Antoniadis et al. Apr 2002 B1
6369793 Parker Apr 2002 B1
6384804 Dodabalapur et al. May 2002 B1
6403396 Gudesen et al. Jun 2002 B1
6414728 Faris et al. Jul 2002 B1
6429450 Mutsaers et al. Aug 2002 B1
6483473 King et al. Nov 2002 B1
6498114 Amundson et al. Dec 2002 B1
6517995 Jacobsen et al. Feb 2003 B1
6518949 Drzaic Feb 2003 B2
6521109 Bartic et al. Feb 2003 B1
6528816 Jackson et al. Mar 2003 B1
6541130 Fukada Apr 2003 B2
6548875 Nishiyama Apr 2003 B2
6555840 Hudson Apr 2003 B1
6566156 Sturm et al. May 2003 B1
6593690 McCormick Jul 2003 B1
6596569 Bao et al. Jul 2003 B1
6603139 Tessler Aug 2003 B1
6621098 Jackson Sep 2003 B1
6686693 Ogawa Feb 2004 B1
6699728 Guenther et al. Mar 2004 B2
6736985 Bao et al. May 2004 B1
6852583 Bernds et al. Feb 2005 B2
6859093 Beigel Feb 2005 B1
6903958 Bernds et al. Jun 2005 B2
6960489 Bernds et al. Nov 2005 B2
7064345 Fix et al. Jun 2006 B2
7223995 Fix et al. May 2007 B2
7229868 Bernds et al. Jun 2007 B2
7238961 Bernds et al. Jul 2007 B2
7329559 Bernds et al. Feb 2008 B2
20010006846 Cao et al. Jul 2001 A1
20010026187 Oku Oct 2001 A1
20010046081 Hayashi et al. Nov 2001 A1
20010048341 Chakravarthy Dec 2001 A1
20020013013 Victor Jan 2002 A1
20020018911 Bernius et al. Feb 2002 A1
20020022284 Heeger Feb 2002 A1
20020025391 Angelopoulos Feb 2002 A1
20020053320 Duthaler May 2002 A1
20020056839 Joo et al. May 2002 A1
20020068392 Lee et al. Jun 2002 A1
20020130042 Moerman et al. Sep 2002 A1
20020170897 Hall Nov 2002 A1
20020195644 Dodabalapur et al. Dec 2002 A1
20030059987 Sirringhaus et al. Mar 2003 A1
20030070500 Hung Apr 2003 A1
20030112576 Brewer et al. Jun 2003 A1
20030141807 Kawase Jul 2003 A1
20030178620 Bernds et al. Sep 2003 A1
20030227664 Agrawal et al. Dec 2003 A1
20040002176 Xu Jan 2004 A1
20040013982 Jacobson et al. Jan 2004 A1
20040026689 Bernds et al. Feb 2004 A1
20040029310 Bernds et al. Feb 2004 A1
20040063267 Bernds et al. Apr 2004 A1
20040084670 Tripsas et al. May 2004 A1
20040092196 Van De Witte et al. May 2004 A1
20040119504 Baude et al. Jun 2004 A1
20040160389 Suyama et al. Aug 2004 A1
20040211329 Funahata et al. Oct 2004 A1
20040233065 Freeman Nov 2004 A1
20040239586 Cok Dec 2004 A1
20040246413 Stephenson et al. Dec 2004 A1
20040256467 Clemens et al. Dec 2004 A1
20050051770 Ando et al. Mar 2005 A1
20050062066 Bao et al. Mar 2005 A1
20050098775 Kondo May 2005 A1
20050127357 Wong et al. Jun 2005 A1
20050168340 Mosher et al. Aug 2005 A1
Foreign Referenced Citations (216)
Number Date Country
488652 Apr 1976 AU
2102735 Aug 1972 DE
33 38 597 May 1985 DE
37 05 109 Aug 1987 DE
41 03 675 Aug 1992 DE
692 32 740 Apr 1993 DE
42 43 832 Jun 1994 DE
43 12 766 Oct 1994 DE
196 29 291 Jan 1997 DE
196 48 937 May 1997 DE
196 10 284 Aug 1997 DE
195 06 907 Sep 1998 DE
198 52 312 May 1999 DE
198 16 860 Nov 1999 DE
199 18 193 Nov 1999 DE
198 51 703 May 2000 DE
100 06 257 Sep 2000 DE
199 21 024 Nov 2000 DE
199 33 757 Jan 2001 DE
695 19 782 Jan 2001 DE
199 35 527 Feb 2001 DE
199 37 262 Mar 2001 DE
100 12 204 Sep 2001 DE
100 33 112 Jan 2002 DE
201 11 825 Feb 2002 DE
100 43 204 Apr 2002 DE
100 45 192 Apr 2002 DE
100 47 171 Apr 2002 DE
100 58 559 May 2002 DE
100 61 297 Jun 2002 DE
101 17 663 Oct 2002 DE
101 20 687 Oct 2002 DE
101 20 686 Nov 2002 DE
101 26 859 Dec 2002 DE
101 26 860 Dec 2002 DE
101 51 440 Feb 2003 DE
101 41 440 Mar 2003 DE
101 53 656 May 2003 DE
101 63 267 Jul 2003 DE
102 09 400 Oct 2003 DE
102 12 640 Oct 2003 DE
102 19 905 Dec 2003 DE
102 29 168 Jan 2004 DE
103 41 962 Apr 2004 DE
699 13 745 Oct 2004 DE
103 30 064 Dec 2004 DE
103 30 063 Feb 2005 DE
103 35 336 Mar 2005 DE
103 38 277 Mar 2005 DE
103 40 641 Apr 2005 DE
0 108 650 May 1984 EP
0 128 529 Dec 1984 EP
0 268 370 May 1988 EP
0 268 370 May 1988 EP
0 350 179 Jan 1990 EP
0 418 504 Mar 1991 EP
0 435 029 Jul 1991 EP
0 442 123 Aug 1991 EP
0 460 242 Dec 1991 EP
0 501 456 Sep 1992 EP
0 501 456 Sep 1992 EP
0 511 807 Nov 1992 EP
0 528 662 Feb 1993 EP
0 588 721 Mar 1994 EP
0 603 939 Jun 1994 EP
0 615 256 Sep 1994 EP
0 685 985 Dec 1995 EP
0 716 458 Jun 1996 EP
0 716 458 Jun 1996 EP
0 785 578 Jul 1997 EP
0 785 578 Jul 1997 EP
0 786 820 Jul 1997 EP
0 690 457 Dec 1999 EP
0 962 984 Dec 1999 EP
0 962 984 Dec 1999 EP
0 964 516 Dec 1999 EP
0 966 182 Dec 1999 EP
0 979 715 Feb 2000 EP
0 981 165 Feb 2000 EP
0 989 614 Mar 2000 EP
1 048 912 Nov 2000 EP
1 052 594 Nov 2000 EP
1 065 725 Jan 2001 EP
1 065 725 Jan 2001 EP
1 083 775 Mar 2001 EP
1 102 335 May 2001 EP
1 103 916 May 2001 EP
1 104 035 May 2001 EP
1 113 502 Jul 2001 EP
1 134 694 Sep 2001 EP
1 170 851 Jan 2002 EP
1 215 725 Jun 2002 EP
1 224 999 Jul 2002 EP
1 237 207 Sep 2002 EP
1 251 720 Oct 2002 EP
1 296 280 Mar 2003 EP
1 318 084 Jun 2003 EP
1 383 179 Jan 2004 EP
1 401 245 Mar 2004 EP
1 434 281 Jun 2004 EP
2793089 Nov 2000 FR
723598 Feb 1955 GB
2 058 462 Apr 1981 GB
54069392 Jun 1979 JP
60117769 Jun 1985 JP
61001060 Jan 1986 JP
61167854 Jul 1986 JP
62065472 Mar 1987 JP
362065477 Mar 1987 JP
63205943 Aug 1988 JP
01169942 Jul 1989 JP
2969184 Dec 1991 JP
03290976 Dec 1991 JP
05152560 Jun 1993 JP
05259434 Oct 1993 JP
05347422 Dec 1993 JP
06-196724 Jul 1994 JP
08197788 Aug 1995 JP
09083040 Mar 1997 JP
09320760 Dec 1997 JP
10026934 Jan 1998 JP
11-040708 Feb 1999 JP
2000-029403 Jan 2000 JP
2000-173770 Jun 2000 JP
2001-085272 Mar 2001 JP
2001-147659 May 2001 JP
2001-267578 Sep 2001 JP
WO 9316491 Aug 1993 WO
WO 9417556 Aug 1994 WO
WO 9506240 Mar 1995 WO
WO 9531831 Nov 1995 WO
WO 9602924 Feb 1996 WO
WO 9619792 Jun 1996 WO
WO 9712349 Apr 1997 WO
WO 9718944 May 1997 WO
WO 9818156 Apr 1998 WO
WO 9818186 Apr 1998 WO
WO 9840930 Sep 1998 WO
WO 9907189 Feb 1999 WO
WO 9910769 Mar 1999 WO
WO 9910929 Mar 1999 WO
WO 9910939 Mar 1999 WO
WO 9921233 Apr 1999 WO
WO 9930432 Jun 1999 WO
WO 9939373 Aug 1999 WO
WO 9940631 Aug 1999 WO
WO 9953371 Oct 1999 WO
WO 9954842 Oct 1999 WO
WO 9954936 Oct 1999 WO
WO 9966540 Dec 1999 WO
WO 0007151 Feb 2000 WO
WO 0033063 Jun 2000 WO
WO 0036666 Jun 2000 WO
WO 0076778 Dec 2000 WO
WO 0079617 Dec 2000 WO
WO 0103126 Jan 2001 WO
WO 0106442 Jan 2001 WO
WO 0108241 Feb 2001 WO
WO 0115233 Mar 2001 WO
WO 0117029 Mar 2001 WO
WO 0117041 Mar 2001 WO
WO 0127998 Apr 2001 WO
WO 0135500 May 2001 WO
WO 0146987 Jun 2001 WO
WO 0147044 Jun 2001 WO
WO 0147044 Jun 2001 WO
WO 0147045 Jun 2001 WO
WO 0169517 Sep 2001 WO
WO 0173109 Oct 2001 WO
WO 0173109 Oct 2001 WO
WO 0205360 Jan 2002 WO
WO 0205361 Jan 2002 WO
WO 0215264 Feb 2002 WO
WO 0217233 Feb 2002 WO
WO 0219443 Mar 2002 WO
WO 0221612 Mar 2002 WO
WO 0229912 Apr 2002 WO
WO 03027948 Apr 2002 WO
WO 0243071 May 2002 WO
WO 0247183 Jun 2002 WO
WO 02065557 Aug 2002 WO
WO 02071139 Sep 2002 WO
WO 02071505 Sep 2002 WO
WO 02076924 Oct 2002 WO
WO 02091495 Nov 2002 WO
WO 02091495 Nov 2002 WO
WO 02095805 Nov 2002 WO
WO 02095805 Nov 2002 WO
WO 02099907 Dec 2002 WO
WO 02099908 Dec 2002 WO
WO 03036686 May 2003 WO
WO 03038897 May 2003 WO
WO 03046922 Jun 2003 WO
WO 03057501 Jul 2003 WO
WO 03067680 Aug 2003 WO
WO 03069552 Aug 2003 WO
WO 03081671 Oct 2003 WO
WO 03095175 Nov 2003 WO
WO 2004032257 Apr 2004 WO
WO 2004042837 May 2004 WO
WO 2004042837 May 2004 WO
2004047144 Jun 2004 WO
WO 2004047144 Jun 2004 WO
WO 2004047144 Jun 2004 WO
WO 2004047194 Jun 2004 WO
WO 2004047194 Jun 2004 WO
WO 2004063806 Jul 2004 WO
WO 2004068267 Aug 2004 WO
WO 2004068608 Aug 2004 WO
WO 2004083859 Sep 2004 WO
2004111729 Dec 2004 WO
WO 2004111729 Dec 2004 WO
WO 2005004194 Jan 2005 WO
2005022664 Mar 2005 WO
WO 2005022664 Mar 2005 WO
WO 2005027216 Mar 2005 WO
Related Publications (1)
Number Date Country
20080200030 A1 Aug 2008 US