1. Field of the Invention
This invention relates generally to a method and apparatus for sawing semiconductor substrates such as wafers and, more specifically, to a wafer saw and a method of using the same employing multiple indexing techniques and multiple blades for more efficient sawing and for sawing multiple die sizes and shapes from a single semiconductor wafer.
2. Background of Related Art
An individual integrated circuit or chip is usually formed from a larger structure known as a semiconductor wafer, which is usually comprised primarily of silicon, although other materials such as gallium arsenide and indium phosphide are also sometimes used. Each semiconductor wafer has a plurality of integrated circuits arranged in rows and columns with the periphery of each integrated circuit being rectangular. Typically, the wafer is sawn or “diced” into rectangularly shaped discrete integrated circuits along two mutually perpendicular sets of parallel lines or streets lying between each of the rows and columns thereof. Hence, the separated or singulated integrated circuits are commonly referred to as dice.
One exemplary wafer saw includes a rotating dicing blade mounted to an aluminum hub and attached to a rotating spindle, the spindle being connected to a motor. Cutting action of the blade may be effected by diamond particles bonded thereto, or a traditional “toothed” type blade may be employed. Many rotating wafer saw blade structures are known in the art. The present invention is applicable to any saw blade construction, so further structures will not be described herein.
Because semiconductor wafers in the art usually contain a plurality of substantially identical integrated circuits arranged in rows and columns, two sets of mutually parallel streets extending perpendicular to each other over substantially the entire surface of the wafer are formed between each discrete integrated circuit and are sized to allow passage of a wafer saw blade between adjacent integrated circuits without affecting any of their internal circuitry. A typical wafer sawing operation includes attaching the semiconductor wafer to a wafer saw carrier, mechanically, adhesively or otherwise, as known in the art, and mounting the wafer saw carrier on the table of the wafer saw. A blade of the wafer saw is passed through the surface of the semiconductor wafer by moving either the blade relative to the wafer or the table of the saw and the wafer relative to a stationary blade, or a combination of both. To dice the wafer, the blade cuts precisely along each street, returning back over (but not in contact with) the wafer while the wafer is laterally indexed to the next cutting location. Once all cuts associated with mutually parallel streets having one orientation are complete, either the blade is rotated 90° relative to the wafer or the wafer is rotated 90°, and cuts are made through streets in a direction perpendicular to the initial direction of cut. Since each integrated circuit on a conventional wafer has the same size and rectangular configuration, each pass of the wafer saw blade is incrementally indexed one unit (a unit being equal to the distance from one street to the next) in a particular orientation of the wafer. As such, the wafer saw and the software controlling it are designed to provide uniform and precise indexing in fixed increments across the surface of a wafer.
It may, however, be desirable to design and fabricate a semiconductor wafer having various integrated circuits and other semiconductor devices thereon, each of which may be of a different size. For example, in radio-frequency ID (RFID) applications, a battery, chip and antenna could be incorporated into the same wafer such that all semiconductor devices of an RFID electronic device are fabricated from a single semiconductor wafer. Alternatively, memory dice of different capacities, for example, 4, 16 and 64 megabyte DRAMs, might be fabricated on a single wafer to maximize the use of silicon “real estate” and reduce thiefage or waste of material near the periphery of the almost-circular (but for the flat) wafer. Such semiconductor wafers, in order to be diced, however, would require modifications to and/or replacement of existing wafer saw hardware and software.
Accordingly, an apparatus and method for sawing semiconductor wafers, including wafers having a plurality of semiconductor devices of different sizes and/or shapes therein are provided. In particular, the present invention provides a wafer saw and method of using the same, capable of “multiple indexing” of a wafer saw blade or blades to provide the desired cutting capabilities. As used herein, the term “multiple indexing” contemplates and encompasses both the lateral indexing of a saw blade at multiples of a fixed interval and at varying intervals which may not comprise exact multiples of one another. Thus, for conventional wafer configurations containing a number of equally sized integrated circuits, the wafer saw and method herein can substantially simultaneously saw the wafers with multiple blades and, therefore, cut more quickly than single blade wafer saws known in the art. Moreover, for wafers having a plurality of differently sized or shaped integrated circuits, the apparatus and method herein provide a multiple indexing capability to cut nonuniform dice from the same wafer.
In a preferred embodiment, a single-blade, multi-indexing saw is provided for cutting a wafer containing variously configured integrated circuits. By providing multiple-indexing capabilities, the wafer saw can sever the wafer into differently sized dice corresponding to the configuration of the integrated circuits contained thereon.
In another preferred embodiment, a wafer saw is provided having at least two wafer saw blades spaced a lateral distance from one another and having their centers of rotation in substantial parallel mutual alignment. The blades are preferably spaced apart a distance equal to the distance between adjacent streets on the wafer in question. With such a saw configuration, multiple parallel cuts through the wafer can be made substantially simultaneously, thus essentially increasing the speed of cutting a wafer by the number of blades utilized in tandem. Because of the small size of the individual integrated circuits and the correspondingly small distances between adjacent streets on the wafer, it may be desirable to space the blades of the wafer saw more than one street apart. For example, if the blades of a two-blade saw are spaced two streets apart, a first pass of the blades would cut the first and third laterally separated streets. A second pass of the blades through the wafer would cut through the second and fourth streets. The blades would then be indexed to cut through the fifth and seventh streets, then sixth and eighth, and so on.
In another preferred embodiment, at least one blade of a multi-blade saw is independently raisable relative to the other blade or blades when only a single cut is desired on a particular pass of the carriage. Such a saw configuration has special utility where the blades are spaced close enough to cut in parallel on either side of larger integrated circuits, but use single blade capability for dicing any smaller integrated circuits. For example, a first pass of the blades of a two-blade saw could cut a first set of adjacent streets defining a column of larger integrated circuits of the wafer. One blade could then be independently raised or elevated to effect a subsequent pass of the remaining blade cutting along a street that may be too laterally close to an adjacent street to allow both blades to cut simultaneously, or that merely defines a single column of narrower dice. This feature would also permit parallel scribing of the surface of the wafer to mutually isolate conductors from, for example, tie bars or other common links required during fabrication, with subsequent passage by a single blade indexed to track between the scribe lines to completely sever or singulate the adjacent portions of the wafer.
In yet another preferred embodiment, at least one blade of a multi-blade saw is independently laterally translatable relative to the other blade or blades. Thus, in a two-blade saw, for example, the blades could be laterally adjusted between consecutive saw passes of the sawing operation to accommodate different widths between streets. It should be noted that this preferred embodiment could be combined with other embodiments herein to provide a wafer saw that has blades that are both laterally translatable and independently raisable, or one translatable and one raisable, as desired.
As illustrated in
The wafer saw 10 is capable of lateral multi-indexing of the wafer table 22 or wafer saw blade 18 or, in other words, translatable, from side-to-side in FIG. 2 and into and out of the plane of the page in
Before proceeding further, it will be understood and appreciated that design and fabrication of a wafer saw according to the invention having the previously referenced, multi-indexing capabilities, independent lateral blade translation and independent blade raising or elevation are within the ability of one of ordinary skill in the art and that; likewise, the control of such a device to effect the multiple-indexing (whether in units of fixed increments or otherwise), lateral blade translation and blade elevation may be effected by suitable programming of the software-controlled operating system, as known in the art. Accordingly, no further description of hardware components or of a control system to effectuate operation of the apparatus of the invention is necessary.
Referring now to
As illustrated in
Finally, it may be desirable to combine the lateral translation feature of the embodiment of the wafer saw 30 illustrated in
It will be appreciated by those skilled in the art that the embodiments herein described, while illustrating certain embodiments, are not intended to so limit the invention or the scope of the appended claims. More specifically, this invention, while being described with reference to semiconductor wafers containing integrated circuits or other semiconductor devices, has equal utility to any type of substrate to be scribed or singulated. For example, fabrication of test inserts or chip carriers formed from a silicon (or other semiconductor) wafer and used to make temporary or permanent chip-to-wafer, chip-to-chip and chip-to-carrier interconnections and that are cut into individual or groups of inserts, as described in U.S. Pat. Nos. 5,326,428 and 4,937,653, may benefit from the multi-indexing method and apparatus described herein.
For example, illustrated in
Further, and as previously noted, RFID modules may be more easily fabricated when all components of a module are formed on a single wafer and retrieved therefrom for placement on a carrier substrate providing mechanical support and electrical interconnection between components.
As shown in
Further, the present invention has particular applicability to the fabrication of customor nonstandard ICs or other components, wherein a capability for rapid and easy die size and shape adjustment on a wafer-by-wafer basis is highly beneficial and cost-effective. Those skilled in the art will also understand that various combinations of the preferred embodiments could be made without departing from the spirit of the invention. For example, it may be desirable to have at least one blade of the independently laterally translatable blade configuration be independently raisable relative to the other blade or blades, or a single blade may be both translatable and raisable relative to one or more other blades and to the target wafer. In addition, while, for purposes of simplicity, some of the preferred embodiments of the wafer saw are illustrated as having two blades, those skilled in the art will appreciate that the scopes of the invention and appended claims are intended to cover wafer saws having more or less than two blades. Thus, while certain representative embodiments and details have been shown for purposes of illustrating the invention, it will be apparent to those skilled in the art that various changes in the invention disclosed herein may be made without departing from the scope of the invention, which is defined in the appended claims.
This application is a divisional of application Ser. No. 09/978,480, filed Oct. 17, 2001, now U.S. Pat. No. 6,691,696, issued Feb. 17, 2004, which is a divisional of application Ser. No. 09/753,159, filed Jan. 2, 2001, now U.S. Pat. No. 6,427,676, issued Aug. 6, 2002, which is a continuation of application Ser. No. 09/434,147, filed Nov. 4, 1999, now U.S. Pat. No. 6,196,096, issued Mar. 6, 2001, which is a continuation of Ser. No. 09/270,539, filed Mar. 17, 1999, now U.S. Pat. No. 6,155,247, issued Dec. 5, 2000, which is a divisional of application Ser. No. 09/069,561, filed Apr. 29, 1998, now U.S. Pat. No. 6,119,675, issued Sep. 19, 2000, which is a divisional of application Ser. No. 08/747,299, filed Nov. 12, 1996, now U.S. Pat. No. 6,250,192, issued Jun. 26, 2001.
Number | Name | Date | Kind |
---|---|---|---|
2762954 | Leifer | Sep 1956 | A |
2865082 | Gates | Dec 1958 | A |
3577038 | Cook, Jr. | May 1971 | A |
3664389 | Bower | May 1972 | A |
3688815 | Ridenour | Sep 1972 | A |
3691707 | Von Arx et al. | Sep 1972 | A |
3795164 | Schneider | Mar 1974 | A |
3892156 | Johnstone | Jul 1975 | A |
3961547 | Shainberg et al. | Jun 1976 | A |
4006656 | Shinomiya | Feb 1977 | A |
4102227 | Simko | Jul 1978 | A |
4138304 | Gantley | Feb 1979 | A |
4150912 | Gutsche et al. | Apr 1979 | A |
4246595 | Noyori et al. | Jan 1981 | A |
4259886 | Seid et al. | Apr 1981 | A |
4287256 | Demers | Sep 1981 | A |
4287798 | Cooper, Jr. et al. | Sep 1981 | A |
4343084 | Wilmarth | Aug 1982 | A |
4343662 | Gay | Aug 1982 | A |
4356374 | Noyori et al. | Oct 1982 | A |
4358978 | Lawson | Nov 1982 | A |
4451972 | Batinovich | Jun 1984 | A |
4513544 | Lossl et al. | Apr 1985 | A |
4633847 | Lossl et al. | Jan 1987 | A |
4688540 | Ono | Aug 1987 | A |
4705016 | Sekiya | Nov 1987 | A |
4804641 | Arlt et al. | Feb 1989 | A |
4903437 | Kubotera et al. | Feb 1990 | A |
4937653 | Blonder et al. | Jun 1990 | A |
4971021 | Kubotera et al. | Nov 1990 | A |
4984358 | Nelson | Jan 1991 | A |
5016080 | Giannella | May 1991 | A |
5046392 | Keon et al. | Sep 1991 | A |
5059899 | Farnworth et al. | Oct 1991 | A |
5064781 | Cambou et al. | Nov 1991 | A |
5118369 | Shamir | Jun 1992 | A |
5128282 | Ormond et al. | Jul 1992 | A |
5256578 | Corley et al. | Oct 1993 | A |
5259149 | Klievoneit et al. | Nov 1993 | A |
5316559 | Klievoneit et al. | May 1994 | A |
5319521 | Adkins | Jun 1994 | A |
5323150 | Tuttle | Jun 1994 | A |
5326428 | Farnworth et al. | Jul 1994 | A |
5362681 | Roberts, Jr. et al. | Nov 1994 | A |
5373834 | Chiuminatta et al. | Dec 1994 | A |
5458034 | Cavagna | Oct 1995 | A |
5459340 | Anderson et al. | Oct 1995 | A |
5461008 | Sutherland et al. | Oct 1995 | A |
5468541 | Hsu | Nov 1995 | A |
5483503 | Kimball | Jan 1996 | A |
5521125 | Ormond et al. | May 1996 | A |
5570505 | Downie et al. | Nov 1996 | A |
5579671 | Bowlin | Dec 1996 | A |
5580831 | Roman | Dec 1996 | A |
5604673 | Washburn et al. | Feb 1997 | A |
5677568 | Ochi et al. | Oct 1997 | A |
5705935 | Nishimura | Jan 1998 | A |
5729438 | Pieper et al. | Mar 1998 | A |
5787174 | Tuttle | Jul 1998 | A |
5838951 | Song | Nov 1998 | A |
5851845 | Wood et al. | Dec 1998 | A |
5907477 | Tuttle et al. | May 1999 | A |
5907984 | Herman, Jr. et al. | Jun 1999 | A |
6006739 | Akram et al. | Dec 1999 | A |
6087202 | Exposito et al. | Jul 2000 | A |
6104291 | Beauvillier et al. | Aug 2000 | A |
6117707 | Badehi | Sep 2000 | A |
6119675 | Akram et al. | Sep 2000 | A |
6130473 | Mostafazadeh et al. | Oct 2000 | A |
6155247 | Akram et al. | Dec 2000 | A |
6156625 | Balamurugan | Dec 2000 | A |
6196096 | Akram et al. | Mar 2001 | B1 |
6250192 | Akram et al. | Jun 2001 | B1 |
6265963 | Wood, Jr. | Jul 2001 | B1 |
6268796 | Gnadinger et al. | Jul 2001 | B1 |
6401580 | Akram et al. | Jun 2002 | B1 |
6459105 | Akram et al. | Oct 2002 | B2 |
20010023973 | Akram et al. | Sep 2001 | A1 |
Number | Date | Country |
---|---|---|
287869 | Oct 1915 | DE |
2810054 | Sep 1978 | DE |
Number | Date | Country | |
---|---|---|---|
20040089282 A1 | May 2004 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 09978480 | Oct 2001 | US |
Child | 10701957 | US | |
Parent | 09753159 | Jan 2001 | US |
Child | 09978480 | US | |
Parent | 09069561 | Apr 1998 | US |
Child | 09270539 | US | |
Parent | 08747299 | Nov 1996 | US |
Child | 09069561 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 09434147 | Nov 1999 | US |
Child | 09753159 | US | |
Parent | 09270539 | Mar 1999 | US |
Child | 09434147 | US |