Claims
- 1. A method for forming a contact on an integrated circuit, comprising the steps of:
- forming a first insulating layer over the integrated circuit;
- forming a first polycrystalline silicon layer over the first insulating layer;
- patterning the first polycrystalline silicon layer to define a first interconnect layer;
- forming a second insulating layer over the integrated circuit;
- forming a second polycrystalline silicon layer over the second insulating layer;
- patterning the second polycrystalline silicon layer to define a second interconnect layer;
- depositing a masking layer over the integrated circuit and patterning the masking layer to define a location for an opening to be formed, wherein a portion of the first and second interconnect layers project into the location for the opening;
- forming an opening through the first and second insulating layers to expose a portion of the first interconnect layer and conducting regions in the integrated circuit; and
- selectively depositing a first metallic conducting layer over the integrated circuit so that a metallic conductor forms on top and sides of the first interconnect layer exposed in the opening, on top and sides of the second interconnect layer exposed in the opening, and on the exposed conducting regions, wherein the metallic conductor forms a common conducting contact between the conducting regions and the first and second interconnect layers.
- 2. The method of claim 1, wherein the exposed conducting regions are formed in a substrate of a semiconductor integrated circuit.
- 3. The method of claim 1, further comprising the step of:
- before said patterning step, introducing an impurity into said polycrystalline silicon layer to improve its conductivity.
- 4. A method for forming a contact for an integrated circuit, comprising the steps of:
- forming a first insulating layer over the integrated circuit;
- forming a first polycrystalline silicon layer over the first insulating layer;
- patterning the first polycrystalline silicon layer to define a first interconnect layer;
- forming a second insulating layer over the first interconnect layer and the first insulating layer;
- forming a second polycrystalline silicon layer over the second insulating layer;
- patterning the second polycrystalline silicon layer to define a second interconnect layer;
- depositing a masking layer over the integrated circuit and patterning the masking layer to define a location for an opening to be formed, wherein a portion of the first and second interconnect layers project into the location for an opening;
- forming an opening through the first and second insulating layers to expose conducting regions below the first insulating layer and portions of the first interconnect layer; and
- selectively depositing a metallic conductor on the exposed conducting regions and exposed portions of the first and second interconnect layers, wherein the metallic conductor forms a common conducting contact between the conducting regions and the first and second interconnect layers.
- 5. The method of claim 4, wherein the exposed conducting regions are formed in a substrate of a semiconductor integrated circuit.
- 6. The method of claim 4, further comprising the step of:
- before said patterning step, introducing an impurity into said polycrystalline silicon layer to improve its conductivity.
- 7. The method of claim 4, further comprising the step of forming a third insulating layer over the integrated circuit prior to said step of forming the opening, wherein said step of forming the opening exposes the conducting regions and a portion of the first and second interconnect layers.
Parent Case Info
This is a continuation, of application Ser. No. 07/665,253, filed Mar. 5, 1991. Now abandoned.
US Referenced Citations (4)
Foreign Referenced Citations (11)
Number |
Date |
Country |
0056908 |
Aug 1981 |
EPX |
0216577 |
Dec 1984 |
DEX |
55-1157 |
Jan 1980 |
JPX |
59-130442 |
Jul 1984 |
JPX |
60-62151 |
Apr 1985 |
JPX |
63-16672 |
Jan 1988 |
JPX |
63-211742 |
Sep 1988 |
JPX |
1302748 |
Dec 1989 |
JPX |
290611 |
Mar 1990 |
JPX |
2110933 |
Apr 1990 |
JPX |
2226446A |
Jun 1990 |
GBX |
Non-Patent Literature Citations (1)
Entry |
IBM Technical Disclosure Bulletin; vol. 14, No. 1, 6-71. R. R. Garnache and R. M. Quinn. |
Continuations (1)
|
Number |
Date |
Country |
Parent |
665253 |
Mar 1991 |
|