Khanna et al.; "Analytical Models for Sising of VLSI Power/Ground Nets Under Electromigration, Inductive and Registive Constraints". IEEE Symposium Jun. 11-14, 1991. |
Cai; "Multi-Pads, Singles Layer Power Net Routing In VLSI Circuits"; IEEE Conf. Jun. 12-15, 1988. |
M. Beardslee et al., "Mosaico: An Integrated Macro-Cell Layout System", MCNC International Workshop on Placement and Routing, 1988, Session 6.1. |
S. Chowdhury, "Optimum Design of Reliable IC Power Networks Having General Graph Topologies", Design Automation Conference, 1989, pp. 787-790. |
W-M Dai et al., "BEAR: A New Building-Block Layout System", Int'l Conference on Computer Aided Design, 1987, pp. 34-37. |
S. Devadas, K. Keutzer, and J. White, "Estimation of Power Dissipation in CMOS Combinational Circuits", Custom Integrated Circuits Conference, 1990, pp. 19.7.1-19.7.6. |
Don Stark and Mark Horowitz, "Analyzing CMOS Power Supply Networks using Ariel", 25th ACM/IEEE Design Automation Conference, 1988, paper 30.1, pp. 460-464. |