Michael Bolsen, "AZ 5200 Resists for Positive- and Negative Patterning". |
K. Yamasaki et al., "Self-Align Implantation for n+-Layer Technology (Saint) for High-Speed GaAs ICs", Electronics Letters, Feb. 4, 1982, vol. 18, No. 3, pp. 119-121. |
T. Enoki et al., "Advanced GaAs Saint FET Fabrication Technology and Its Application to Above 9 GHz Frequency Divider", Extended Abstracts of the 17th Conference on Solid State Devices and Materials, Tokyo, 1985, pp. 413-416. |
P.C. Chao et al., "Electron-Beam Fabrication of GaAs Low-Noise MESFET's Using a New Trilayer Resist Technique", IEEE Transactions on Electron Devices, vol. ED-32, No. 6, Jun. 1985, pp. 1042-1046. |
A. Yasuoka et al., "Registration Accuracy in Focused-Ion-Beam Lithography for the Fabrication of a GaAs FET with a Mushroom Gate", J. Electrochem. Soc., vol. 136, No. 10, Oct. 1989, pp. 3030-3033. |
T. Tambo et al., "Low-Noise GaAs MESFET by Dummy-Gate Self-Alignment Technology for MMIC", IEEE GaAs IC Symposium, 1987, pp. 49-52. |