Claims
- 1. A method of manufacturing a semiconductor integrated circuit device having a memory cell array region and a peripheral circuit region, comprising the steps of:
(a) forming gate electrodes, source regions and drain regions for MISFETs in a memory cell array region and said peripheral circuit region on the surface of a semiconductor substrate; (b) forming a first insulating film over said gate electrodes in said memory cell array region and said peripheral circuit region; (c) performing a polishing of the surface of said first insulating film; (d) forming a second insulating film over said first insulating film; (e) forming grooves in said second insulating film in said memory cell array region and said peripheral circuit region; and (f) forming conductive films in said grooves in said memory cell array region and said peripheral circuit region to form bit lines and first interconnections respectively, wherein one of said bit lines is connected to one of said source and drain regions of said MISFET in said memory cell array region.
- 2. A method of manufacturing a semiconductor integrated circuit device according to claim 1, further comprising the step, between steps (c) and (d), of:
(i) forming a fourth insulating film on said first insulating film, wherein said second insulating film is etched faster than said fourth insulating film, as a result of a difference of etching rate between said first insulating film and said fourth insulating film.
- 3. A method of manufacturing a semiconductor integrated circuit device according to claim 1, further comprising the steps, after step (f), of:
(g) forming a third insulating film on said second insulating film; and (h) forming capacitors over said bit lines in said memory cell array region, wherein said capacitors are connected to one of said source and drain regions of said MISFET.
- 4. A method of manufacturing a semiconductor integrated circuit device according to claim 3, further comprising the steps, after step (h), of:
(j) forming a fifth insulating film over said capacitors and said first interconnections; and (k) forming second interconnections over said fifth insulating film.
- 5. A method of manufacturing a semiconductor integrated circuit device according to claim 4, wherein said second interconnections are electrically connected to said first interconnections in said peripheral circuit region.
- 6. A method of manufacturing a semiconductor integrated circuit device according to claim 4, wherein said second interconnections are electrically connected to a portion of said capacitors in said memory cell array region.
- 7. A method of manufacturing a semiconductor integrated circuit device according to claim 1, wherein portions of said first interconnections are connected to said source and drain regions of said MISFETs in said peripheral circuit region.
Priority Claims (2)
Number |
Date |
Country |
Kind |
08-302821 |
Nov 1996 |
JP |
|
09-283419 |
Oct 1997 |
JP |
|
Parent Case Info
[0001] This application is a Continuation application of application Ser. No. 08/968,586, filed Nov. 13, 1997.
Divisions (1)
|
Number |
Date |
Country |
Parent |
09642586 |
Aug 2000 |
US |
Child |
10166013 |
Jun 2002 |
US |
Continuations (2)
|
Number |
Date |
Country |
Parent |
09332894 |
Jun 1999 |
US |
Child |
09642586 |
Aug 2000 |
US |
Parent |
08968586 |
Nov 1997 |
US |
Child |
09332894 |
Jun 1999 |
US |