Claims
- 1. An inspection control wafer for calibrating a wafer transfer system in the fabrication of an integrated circuit device comprising:an oxide layer on the surface of a semiconductor substrate; and a polysilicon layer overlying said oxide layer wherein said polysilicon layer does not cover said oxide layer for a first distance from the edge of said wafer wherein said inspection control wafer is entered into said wafer transfer system wherein said wafer is transferred to a spin-on-glass etchback chamber wherein said wafer is held by clamps wherein said clamps extend a second distance from the edge of said wafer and wherein there is an overlap difference between said first and second distances and wherein said wafer is subjected to a spin-on-glass etchback step and wherein said wafer is inspected for damage to said oxide layer wherein oxide layer damage occurs if said second distance is less than said first distance by more than said overlap difference and wherein oxide layer damage indicates the need to recalibrate said wafer transfer system.
- 2. The wafer according to claim 1 wherein said oxide layer has a thickness of about 5000 Angstroms.
- 3. The wafer according to claim 1 wherein said polysilicon layer has a thickness of about 3000 Angstroms.
- 4. The wafer according to claim 1 wherein said first distance is about 1.25 mm.
- 5. The wafer according to claim 1 wherein said second distance is between about 1.5 and 2.25 mm.
- 6. The wafer according to claim 1 wherein said overlap distance is about 0.25 mm.
- 7. The wafer according to claim 1 wherein said oxide damage occurs if said second distance is less than said first distance by more than about 0.25 mm.
- 8. The wafer according to claim 1 wherein said oxide damage does not occur if said second distance is less than said first distance by less than about 0.25 mm.
- 9. An inspection control wafer for calibrating a wafer transfer system in the fabrication of an integrated circuit device comprising:an oxide layer on the surface of a semiconductor substrate; and a polysilicon layer overlying said oxide layer wherein said polysilicon layer does not cover said oxide layer for a first distance from the edge of said wafer wherein said inspection control wafer is entered into said wafer transfer system wherein said wafer is transferred to a spin-on-glass etchback chamber wherein said wafer is held by clamps wherein said clamps extend a second distance from the edge of said wafer and wherein said wafer is subjected to a spin-on-glass etchback step and wherein said wafer is inspected for damage to said oxide layer wherein oxide layer damage occurs if said second distance is less than said first distance by a difference of more than 0.25 mm and wherein oxide layer damage indicates the need to recalibrate said wafer transfer system.
- 10. The wafer according to claim 9 wherein said oxide layer has a thickness of about 5000 Angstroms.
- 11. The wafer according to claim 9 wherein said polysilicon layer has a thickness of about 3000 Angstroms.
- 12. The wafer according to claim 9 wherein said first distance is about 1.25 mm.
- 13. The wafer according to claim 9 wherein said second distance is between about 1.5 and 2.25 mm.
- 14. The wafer according to claim 9 wherein said oxide damage occurs if said second distance is less than said first distance by more than about 0.25 mm.
- 15. The wafer according to claim 9 wherein said oxide damage does not occur if said second distance is less than said first distance by less than about 0.25 mm.
Parent Case Info
This is a division of patent application Ser. No. 09/431,535, filing date Oct. 29, 1999, now U.S. Pat. No. 6,303,509 B1 A Method To Calibrate The Wafer Transfer For Oxide Etcher (With Clamp), assigned to the same assignee as the present invention.
US Referenced Citations (9)