The present invention relates to a method for forming a lateral double diffused metal oxide semiconductor transistor using multiple ion implantation processes.
Lateral double-diffused metal oxide semiconductor (LDMOS) transistors are used in integrated circuits for high voltage applications. High voltage applications require that the LDMOS transistors have a low on resistance, a high off resistance, and a large electrical safe operating area. To increase the current handling capability of the LDMOS transistors on an integrated circuit a number of LDMOS transistors are often tied together. With the LDMOS transistors connected in parallel the current flow will be shared among the various LDMOS transistors. One scheme for forming multiple LDMOS transistors involves forming a multi-fingered structure. To ensure the proper distribution of current among the transistors in a multi-fingered structure it is important that the threshold voltages of the individual LDMOS transistor structures be closely matched. The threshold voltage of the LDMOS transistor is set by the multiple ion implantation processes used to form the transistor channel region. During this multiple ion implantation process a patterned photoresist masking layer is formed over the substrate and the dopant species implanted through patterned openings formed in the photoresist masking layer. In forming the multi-fingered LDMOS transistors required for high current applications a major limitation to obtaining closely matched threshold voltages is the variation in the resist angle of the various openings through which the dopants are implanted. The instant invention is a method for forming multi-fingered LDMOS transistors with closely matched threshold voltages.
The instant invention is a method for forming a LDMOS with improved threshold voltage. The improvement in the threshold comes from a tightly controlled double diffused junction formation process. In particular the method comprises forming an epitaxial layer on a semiconductor substrate. A deep n-well region is formed in the epitaxial region in which the LDMOS transistor will be formed. The double diffused region is formed by first forming a patterned photoresist layer over the deep n-well region with the patterned photoresist layer having at least one opening. A light implant species such as boron is implanted into the deep n-well region. A hard bake process is then performed and a heavy implant species such as arsenic is then implanted through the opening and into the deep n-well region. During the subsequent formation of the LOCOS isolation structures in the deep n-well region, the heavy and light implant species will diffuse at different rates resulting in the formation of the double diffused region. A dielectric layer is then formed on the epitaxial layer and a LDMOS transistor gate structure is formed on the dielectric layer. Drain regions are then formed in the epitaxial layer to complete the LDMOS transistor formation. In an embodiment of the instant invention, the hard bake process comprises heating said patterned photoresist layer to temperatures between 75° C. and 200° C. In a further embodiment of the instant invention, forming the LOCOS isolation structures comprises performing thermal oxidation processes at temperatures greater than 800° C.
For a more complete understanding of the present invention and the advantages thereof, reference is now made to the following description taken in conjunction with the accompanying drawings, wherein like reference numerals represent like features, in which:
a)-1(c) are cross-diagrams showing an embodiment of the instant invention.
Referring to
In an embodiment where an epitaxial layer 20 is formed, an oppositely doped deep well region 30 is formed in the epitaxial layer 30. For the case where the epitaxial layer 20 is p-type, the deep well region 30 will be n-type. Similarly an n-type epitaxial layer 20 will require the formation of a p-type deep well region 30. In a preferred embodiment, an n-type deep well region is formed in a p-type epitaxial layer or a p-type semiconductor substrate. Following the formation of the deep n-well region, a patterned photoresist layer 50 is formed over the pad oxide layer 40. To effectively mask the dopant species that will be subsequently implanted into the deep well region the patterned photoresist layer will be on the order of 1.8 μm to 4 μm thick. In a preferred embodiment the photoresist layer 50 will be 2 μm to 3 μm thick. Illustrated in
In forming the patterned photoresist layer 50, a blanket layer of photoresist is first formed. In an embodiment of the instant invention the photoresist layer is formed using Sumitomo PFI-37 photoresist. Following the formation of the blanket layer of photoresist, and before the exposure process, a soft bake of the photoresist is performed. In an embodiment, the soft bake process comprises a 75° C. to 160° C. heat treatment of the blanket layer of photoresist for 60 to 200 seconds. Following the soft bake process, the blanket layer of photoresist is exposed. Following exposure, a post exposure bake can be performed and in an embodiment the post exposure bake comprises annealing the photoresist layer at temperatures between 60° C. to 210° C. Following the post exposure bake process, the photoresist layer is developed to form the opening 55 shown in
Following the multiple ion implantation processes, the isolation regions 90 are formed as shown in
Following the formation of the silicon oxide isolation structures 90 and the double diffused regions 65, 75, and 85, a patterned photoresist layer 100 is formed and used as an ion implantation mask during the implantation of suitable n-type dopant species to form the n-type regions 110 and 115 that function as the drain regions of the LDMOS transistor. During this implantation process n-type dopant species are also implanted into the source region 85 to further increase the n-doping concentration.
As shown in
Thus while this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications or embodiments.
This application is a divisional of application Ser. No. 10/712,455, filed Nov. 12, 2003, which claims the benefit of provisional Application No. 60/428,821, filed Nov. 25, 2002.
Number | Name | Date | Kind |
---|---|---|---|
5554552 | Chi | Sep 1996 | A |
5591654 | Kishimura | Jan 1997 | A |
5717237 | Chi | Feb 1998 | A |
5821146 | Chang et al. | Oct 1998 | A |
5825065 | Corsi et al. | Oct 1998 | A |
5869371 | Blanchard | Feb 1999 | A |
5930634 | Hause et al. | Jul 1999 | A |
6153451 | Hutter et al. | Nov 2000 | A |
6153455 | Ling et al. | Nov 2000 | A |
6162689 | Kepler et al. | Dec 2000 | A |
6274443 | Yu et al. | Aug 2001 | B1 |
6287922 | Yu et al. | Sep 2001 | B1 |
6436776 | Nakayama et al. | Aug 2002 | B2 |
6479350 | Ling et al. | Nov 2002 | B1 |
6551870 | Ling et al. | Apr 2003 | B1 |
6624034 | Abe et al. | Sep 2003 | B2 |
6699738 | Hwang et al. | Mar 2004 | B2 |
6878599 | Inaba | Apr 2005 | B2 |
7052963 | Williams et al. | May 2006 | B2 |
7141455 | Hu et al. | Nov 2006 | B2 |
7195965 | Lin et al. | Mar 2007 | B2 |
7274076 | Williford | Sep 2007 | B2 |
7422948 | Williford | Sep 2008 | B2 |
20030040159 | Sasaki | Feb 2003 | A1 |
20030092224 | Hwang et al. | May 2003 | A1 |
20030232475 | Sasaki | Dec 2003 | A1 |
20040079991 | Lin et al. | Apr 2004 | A1 |
20040106236 | Hu et al. | Jun 2004 | A1 |
20050009284 | Inaba | Jan 2005 | A1 |
20050082573 | Williford | Apr 2005 | A1 |
20050181565 | Williford | Aug 2005 | A1 |
20070048952 | Hu et al. | Mar 2007 | A1 |
20080293206 | Hu et al. | Nov 2008 | A1 |
Number | Date | Country | |
---|---|---|---|
20070048952 A1 | Mar 2007 | US |
Number | Date | Country | |
---|---|---|---|
60428821 | Nov 2002 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 10712455 | Nov 2003 | US |
Child | 11552198 | US |