Monitoring and measurement of thin film layers

Information

  • Patent Grant
  • 8796048
  • Patent Number
    8,796,048
  • Date Filed
    Friday, May 11, 2012
    12 years ago
  • Date Issued
    Tuesday, August 5, 2014
    10 years ago
Abstract
The present disclosure provides methods and structures for measurement, control, and monitoring the thickness of thin film layers formed as part of a semiconductor manufacturing process. The methods and structures presented provide the capability to measure and monitor the thickness of the thin film using trench line structures. In certain embodiments, the thin film thickness measurement system can be integrated with thin film growth and control software, providing automated process control (APC) or statistical process control (SPC) capability by measuring and monitoring the thin film thickness during manufacturing. Methods for measuring the thickness of thin films can be important to the fabrication of integrated circuits because the thickness and uniformity of the thin film can determine electrical characteristics of the transistors being fabricated.
Description
FIELD OF THE INVENTION

Integrated circuit manufacturing processes and metrology are disclosed.


BACKGROUND

Semiconductor manufacturing involves various steps involving forming a layer of material, patterning the material, forming another layer of material and so on. Metrology is a key component of process control for any manufacturing process. In the case of semiconductor manufacturing, metrology is used in a variety of capacities including the measurement of a thickness of a deposited material layer.


One method of measuring a film is to cut (e.g., scribe and break) the substrate through a feature of interest, thus exposing a cross-section of the feature. The feature may then be examined using microscopy, for example, scanning electron microscopy (SEM) or transmission electron microscopy (TEM). Unfortunately, the substrate is destroyed by cutting. Moreover, the number of features that can be examined are limited to those features lying along the cut.


Another method includes using a measuring instrument set up to shine a beam of light through the material to be measured, and using the index of refraction of material, calculating a film thickness. A problem with this method is that the measurement needs to be done for a material that stops on a different material having a different index of refraction, for instance, silicon on silicon dioxide or vice-versa.


Another method that lends itself to in-line metrology includes creating a proxy in the form of features that are intended to be representative of one or more dies. The proxies may be placed between selected dies on the substrate. The features in the proxy may be measured during various steps in the manufacturing process using a probe such as a light beam having small spot size about the size of the proxy structure. However, it can be difficult to align the substrate and position the proxies within such a small spot size. Also, depending on the layer grown and proxies used for metrology, features in the proxies may or may not be representative of features in the dies.





BRIEF DESCRIPTION OF THE FIGURES


FIG. 1 illustrates a cross sectional view of a trench line structure on a substrate.



FIG. 2 illustrates a cross sectional view of the trench line structure after a thin film has been formed on the substrate.



FIGS. 3A-C illustrate a cross sectional views of the trench line structure at various stages of a thin film formation process.



FIG. 3D illustrates a three dimensional view of the trench line structure after a thin film having a target thickness has been formed on the substrate.



FIGS. 4A and 4B are flow diagrams illustrating a method for measuring the thickness and/or uniformity of the thin film layer.



FIG. 5A illustrates a wafer with zero layer alignment marks that include the trench line structures.



FIG. 5B illustrates a wafer with separate zero layer alignment marks and trench line structures.



FIG. 5C illustrates a wafer with trench line structures located in the scribe lines.





DETAILED DESCRIPTION

The present disclosure is provided with reference to the attached figures, wherein like reference numerals are used throughout the figures to designate similar or equivalent elements. The figures are not drawn to scale and they are provided merely to illustrate embodiments. It should be understood that numerous specific details, relationships, and methods are set forth to provide a full understanding of the embodiments. One having ordinary skill in the relevant art, however, will readily recognize that the embodiments can be practiced without one or more of the specific details or with other methods. In other instances, well-known structures or operations are not shown in detail to avoid obscuring the embodiments. The present embodiments are not limited by the illustrated ordering of acts or events, as some acts may occur in different orders and/or concurrently with other acts or events. Furthermore, not all illustrated acts or events are required to implement a methodology described herein.


As noted above, in-line monitoring in a semiconductor manufacturing process is performed via the use of proxies on a same wafer as the dies being formed. However, despite the fact than many semiconductor manufacturing processes can be adequately monitored using such proxies, adequate proxies are unavailable for certain types of processes. One exemplary process is the growth of thin blanket epitaxial silicon films on silicon substrates. Many types of modern semiconductor devices generally rely on the deposition of semiconductor films on semiconductor surfaces to form features for such devices. For example, some types of diodes, bipolar transistor devices, and field effect transistor devices.


However, obtaining a measurement of the thickness of such deposited films is generally non-trivial, specifically in the case of like material films deposited on like material substrates or substrate features, such as silicon, silicon germanium, other silicon alloys, metals, dielectrics, etc. Moreover, because the methods available for measurement of layer thickness for such epitaxial films are typically destructive, time consuming, inaccurate, or any combination thereof, these existing techniques are generally not suitable use in in-line monitoring of epitaxial growth thickness. For example, SEM imaging can be accurate, but is also destructive, as described above. Also, SEM may not be able to resolve like materials deposited on like substrate features except in the case of interfacial contamination (creating a reference signal for the original surface location to compare against the final growth surface). Additionally, the cleaving of a wafer is a source of particulates, rendering this measurement technique incompatible with cleanroom standards requiring low particulate levels. Accordingly, SEM measurements are typically performed after the processing of a wafer is completed. Thus, incorrect setting on a tool depositing epitaxial films may not be detected until much later in processing, potentially resulting in a large number of wafers that may need to be discarded.


Non-destructive direct measurement techniques are also available, but are generally impractical or useless for in-line monitoring of thin like material deposited on like substrate features. For example, X-ray diffraction (XRD) and spectroscopic elipsometry scans can be utilized to obtain an estimate of epitaxial layer thicknesses with a high degree of accuracy. However, to resolve the thickness of the added material, requires the deposited film to have different crystallographic spacing or emmisivity than the underlying substrate feature. Thus, in the case of thin blanket layer deposition over a like material substrate, these techniques are not effective to resolve the thickness of the deposited material.


Indirect techniques are also available to estimate thickness. These are generally less time consuming and suitable for use within a cleanroom for in-line process monitoring, but their accuracy is limited. One common type of monitoring of silicon epitaxial film growth is to provide a layer of silicon oxide comprising material (if the epitaxial process is non-selective) or polysilicon on oxide (if the epitaxial process is selective). The polysilicon thickness can then be measured before and after the epitaxial film process is performed using ellipsometry or profilometry measurements. The difference in thickness can then be correlated to an epitaxial film thickness. However, this method has several issues.


First, in the case of ellipsometry, the growth characteristics of the polysilicon film being measured may not directly correlate to the growth characteristics of the silicon-comprising epitaxial film being grown. Accordingly, variations in process conditions can result in significant variations in polysilicon growth without triggering corresponding variations in the epitaxial film. Worse yet, variations in process conditions can also result in significant variations in epitaxial film growth without corresponding variations in the polysilicon film. Accordingly, use of such a technique would require significant efforts in not only a characterization of the formation of the epitaxial film, but also a characterization of the formation of the polysilicon films to provide a complete and useful set of data.


Second, in the case of profilometry, the results may be limited in accuracy, be time consuming, or both. Profilometry measurements generally rely on the measurement of a step height between the region in which the polysilicon is formed and an adjacent region of a second material type such as single crystal silicon. In the case of a conventional stylus-type profilometer device, the resolution may be limited. In some cases, a resolution of approximately 1 nm may be possible. However, in the case of silicon growth, both the polysilicon and single crystal silicon, both surfaces will growing simultaneously, so the difference between the film stacks may be substantially smaller than the film thickness being deposited which would lead to difficulty resolving a step height change. Higher resolution profilometry methods, such as Atomic force microscopy (AFM) or scanning force microscopy (SFM), are available and can be utilized to obtain a step height with a nanometer resolution. However, even when high resolution profilometry measurements are is available, such profilometry measurement rely on a 2-dimensional scans of a feature that changes based on the relative growth rates between two adjacent materials. Another limitation with this kind of measurement is that the starting substrate may not have dielectric or poly features adjacent to the deposited film of interest. For instance, the wafer surface may be 100% single crystal silicon with no feature that would offer a relative growth rate measurement opportunity of an adjacent polysilicon film.


In view of the limitations of conventional epitaxial film growth measurement techniques, the various embodiments provide a new methodology for an in-line measurement of epitaxial film growth. This methodology is non-destructive, can be performed at the time of growth of the epitaxial films, and provides an on-wafer measurement suitable for in-line process monitoring consisting of a simple visual inspection.


The embodiments presented are based upon the premise that, when a wafer including a trench of depth Z and having a width X<Z is exposed to a conformal thin film process (i.e., a process that deposits a thin film of approximately equal thickness on the top, bottom and sidewall surfaces of the trench), the material deposited on the sidewalls will eventually meet and fill or otherwise close the trench. At the point when closure begins to occur, the thickness of the thin film is around X/2. If the trench is completely filled or closed, the thickness of the thin film is likely >X/2. In contrast, if a trench remains defined, in other words, not closed, the thickness of the thin film is <X/2. This principle applies to a variety of trench widths. Thus, when a wafer including a trench of depth Z and having a width Y<Z is exposed to same conformal thin film process, the thickness of the thin film is likely around Y/2 when the trench is substantially filled or closed. If the trench is completely filled or closed, the thickness of the thin film is likely >Y/2. In contrast, if a trench remains defined, in other words, not closed, the thickness of the thin film is less than Y/2.


As used herein with respect to a trench, the terms “substantially filled” and “substantially closed”, refer to trench narrowed by material deposited therein to a point in which there results one portion of the previously open trench now being completely filled or substantially filled compared to other portions of the trench. Alternatively stated, a substantially filled or closed trench is one in which at least one portion of the material formed on a first sidewall begins to come into contact with the material formed on the second, opposing sidewall. In other words, a trench that is discontinuous or blocked to some extent. For example, a substantially filled or closed trench can be one in which 2%, 5% or 10% or other percentage of the resulting trench is completely filled. For calibration purposes, which shall be described below, one preferably determines in advance the visual characteristics of a “substantially filled” trench and maintains such characteristics as a constant.


When at least two trenches of differing widths are formed on a same wafer (where X>Y and constant depth Z) and the wafer is exposed to a conformal thin film process, the comparative degree of filling or closing of the two trenches allows for an accurate estimate of thin film thickness to be obtained. For example, if neither trench is substantially filled or closed, then the thickness of deposited film is less than approximately Y/2. If both trenches are filled or closed, then the thickness of the deposited film is greater than approximately X/2. If only the trench of width Y is substantially filled or closed, then the thickness of the deposited film is approximately Y/2. As a result, the inclusion of two trenches provides a means for estimating the deposited film as being in one of three film thickness ranges based on solely a visual inspection of the trenches.


Various embodiments provide for forming at least one multi-trench array on a wafer prior to epitaxial film growth. In particular, the trench array is formed on a wafer surface to provide a plurality of trenches with different trench widths, where the trench widths can be selected to allow estimating of the thin film thickness for different ranges of thickness based on the principle described above. When such a trench array is exposed to a thin film process that forms material on the top, bottom, and sidewalls of the trench, the substantially filled trenches can be utilized to estimate the thickness of the deposited film. Note that a film may be considered as “deposited” or grown depending on the type of fabrication process.


Such a methodology provides several advantages over conventional thin film measurement techniques. First, since thin film thickness can be determined via a simple visual inspection, such a process can be performed with a relatively high throughput so as to be suitable for in-line monitoring of the thin film process. Second, as the inspection can be performed immediately and quickly after the thin film process, the decision to scrap wafers as unusable can be made prior to the wafer proceeding to additional processing. Third, since the measurement of film thickness is based on lateral growth or deposition, a trench width effectively corresponds to a measurement of a film thickness of approximately one half the trench width. An exemplary structure of a test structure in accordance with the various embodiments is illustrated below with respect to FIG. 1


Although the various embodiments will be described primarily with respect to a silicon film deposited on silicon substrate process, the embodiments are not limited in this regard. Rather, the various embodiments are equally useful for measurement of thin films of any type.



FIG. 1 illustrates a cross sectional view of a portion of substrate 100 having formed thereon an embodiment of a trench line structure 102, with an array of multiple trenches 104, 106, 108, and 110.


The trench structure 102 can be formed in a variety of ways. For example, the trench structure can be formed using a combination of masking and etching steps. Masking steps can include, for example, the formation of a pattern in a mask such as photoresist, on a substrate to define the trenches, followed by dry or wet etching steps to transfer the pattern into the substrate. However, the mask formation steps are not limited to solely the use of photoresist. In some embodiments, a combination of photoresist with anti-reflection layers, hard mask layers, other layers, or any combinations thereof, can also be utilized to form the mask defining the pattern to be transferred into the substrate. Further, the formation of the pattern in such masks can include performing multiple wet or dry etch steps, cleaning steps, and various other related steps to provide a mask suitable for the etching of the trenches. The trenches themselves can then be formed using one or more dry or wet etch processes. The mask is then preferably removed.


It is noted that since the measurement technique described herein relies on a filling or closing of selected trenches, the formation of the trenches with correct widths is necessary. Accordingly, the trench forming process used should include any safeguard necessary to define trenches meeting a predefined criteria as well as the implementation of inspection steps to ensure proper trench formation and trench widths with acceptable intra- and inter-wafer variations. Such a methodology can include additional inspection steps related to the trench structures. However, the present disclosure contemplates that in some cases the existing linewidth measurement features on the wafer may serve as proxies for such measurements.


In the various embodiments, the number of trenches to be utilized can vary. As the number of trenches is increased, the number of categories of thin film thickness increases as well, as described above. Further, as the difference between the widths of the trenches is decreased, the range of thicknesses encompassed by these categories is narrowed (i.e., precision is increased). Additionally, the actual trench width values can vary linearly or non-linearly. For example, in the case where the thin film growth varies significantly (e.g., exponential changes in growth or deposition rate) based on minor changes in the thin film process conditions, a non-linear variation can be more useful for monitoring the thin film process. In contrast, where variations in process conditions result in thin film growth that varies more gradually (e.g., less than 10% or 20% variation), a linear variation in trench thickness may be adequate for monitoring the thin film process.


In one exemplary embodiment, the widths of the trenches can be selected to be between 1× and 2.5× of the target film thickness. In another exemplary embodiment, the trench line structure can include trenches with the trench widths that can range between 2× minimum target film thickness and 2× a maximum target film thickness and that includes at least one trench with trench width of 2× the target film thickness. In the various embodiments, the depths of these trenches is preferably approximately equal, where the depth is set to a pre-selected value that will ensure that at least one trench will be substantially closed post-film formation, for instance, between about 3× and 5× of the target film thickness.


These trench configurations are presented by way of example and not by way of limitation and any other trench depth and width configuration can be utilized. However, depending of the difference between the grow rates along the sidewalls and the grow rate along the bottom of the trench, the depth can be selected so that the closing or filling of the trench is due primarily to the growth on the sidewalls and not the growth from the bottom of the trench. Also, the selected depth can be chosen to reduce the impact of localized effects such as corner faceting on the accuracy of estimates of final trench width, or on the determination of whether or not the trench is closed after the processing is completed. As a result, depending on the growth or deposition rates and the target thickness, different depths can be utilized in the various embodiments.


In addition to varying trench depth and width, the inter-trench spacing between pairs of adjacent trenches can vary. For example, the inter-trench spacing can be uniform or non-uniform. Accordingly, in the various embodiments, the trench line structure can include an array of trenches of progressively increasing trench widths, progressively increasing inter-trench spacing, or both.



FIG. 2 illustrates a sectional view of the trench line structure 102 of FIG. 2, after a thin film 202 has been formed on the substrate 100, where the thickness of the thin film is significantly less than one half of the width of the narrowest trench of trench line structure 102 (i.e., trench 104).


Substrate 100 can be a substrate with a silicon-comprising surface and thin film 202 can be a silicon-comprising epitaxial thin film deposited thereon. Such silicon-comprising epitaxial films can be deposited using chemical vapor deposition techniques, including plasma-enhanced chemical vapor deposition techniques, low pressure chemical vapor deposition technique, and others. However, the various embodiments are not limited in this regard and any other deposition techniques involving chemical vapor deposition, physical deposition, and the like, can be used for forming silicon comprising thin films or any other type of thin films to be monitored using trench line structures in accordance with the various embodiments.


As illustrated in FIG. 2, the trench line structure 102 is primarily designed for monitoring thin films formed concurrently on both the vertical and horizontal surfaces of the substrate. That is, thin films that will be formed on all exposed surfaces during the formation process, including the two sidewalls and the bottom surface of each trench. However, the various embodiments are not limited in this regard. Rather, the structures and methods described herein can be used with any thin film process in which the amount of thin film formed on the sidewalls is greater than, less than, or equal to the amount of thin film formed on the bottom of the trench, and the trench line structure 102 is useful in any such implementation, with the proviso that prior to the implementation, a calibration should be performed. Calibration will be described further below.


Referring back to FIG. 2, the result of the formation of thin film 202 is that the portions of thin film 202 on the two sidewalls of each trench start growing toward each other as the thin film process progresses. Thus, a new trench width of each of trenches 104-110 will be less than the original (as patterned) trench width. Specifically, the trench widths will be reduced by an amount equal to approximately two times the thickness of the thin film 202 (for a conformal thin film process).


If the thickness of film 202 increases beyond the stage illustrated in FIG. 2, or if an additional thin film having a greater thickness is formed on the substrate 100, the sidewalls of each of trenches 104-110 will continue to grow towards each other. At one point, the sidewalls for the narrowest of the trenches (e.g., trench 104) may start to substantially contact each other, resulting in one or more substantially closed trenches. As the thickness of the film 202 further increases, the number of substantially closed trenches progressively increases as the thickness of the film 202 becomes high enough to cause the sidewalls of additional trenches to start substantially contacting each other. Such a progression of trench filling or closure is illustrated with respect to FIGS. 3A-C. In particular, FIGS. 3A-3C show various states of the trenches 104-110 as the thickness of thin film 202 is increased.



FIG. 3A illustrates a cross sectional view of the trench line structure 102 in substrate 100 following additional depositing of thin film material so that the thickness of the thin film 202 is approximately twice the thickness of trench 104 (assuming a substantially conformal process). At this point during the thin film formation process, trench 104, the narrowest trench illustrated, is substantially closed. However, as shown in FIG. 3A, the thickness of thin film 202 is not yet sufficiently high to close trenches 106, 108, and 110. However, these different trenches may be filled to different degrees. For example, as shown in FIG. 3A, trenches 106, 108, and 110 are progressively less filled.


It should be noted that any trenches having a trench width that is less than the width of trench 104 (not shown) would also be completely or substantially closed. In contrast, all trenches that are wider than trench 110 (not shown) will not be closed, substantially or otherwise, similar to trenches 106-110.


As shown in the figure, when the thin film thickness is sufficient to just start closing trench 104, i.e. the material formed on the vertical sidewalls of the trench 104 have just started coming into contact with each other, a seam is formed where this material meets in the trench 104. This seam is indicated by the vertical line 112 inside trench 104, shown in FIG. 3A. This seam is formed as a result of the material formed on facing sidewall surfaces coming into contact with each other. At this point in the process, as shown in FIG. 3A, the edge of the seam 112 may be visible at the top surface of the thin film layer during the early stages of the trench closure. A visual inspection of the structure of FIG. 3A, top-down or cross-sectional would then indicate that the current thickness of film 202 is approximately one-half the width of trench 104.



FIG. 3B illustrates a cross sectional view of the trench line structure 102 in substrate 100 following additional depositing of thin film material so that the thickness of the thin film 202 is approximately twice the thickness of trench 106 (assuming a substantially conformal process). At this point during the thin film formation process, trench 106, the narrowest trench not yet substantially filled in FIG. 3A, becomes substantially filled or closes. However, similar to FIG. 3A, the thickness of thin film 202 is not yet sufficiently high to close trenches 108 and 110, although the degree of filling of these trenches increases.


Further, any trenches having a trench width that is less than the width of trench 106 would also be completely or substantially closed. For example, trench 104 could become completely filled, as indicated by the burying of seam 112 under thin film 202. In contrast, as previously described all trenches that are wider than trench 110 (not shown) will not be closed, substantially or otherwise, similar to trenches 106-110.


As shown in the figure, when the thin film thickness is sufficient to just start closing trench 106, i.e. the material formed on the vertical sidewalls of the trench 106 have just started coming into contact with each other, a seam is formed where this material meets in the trench 106. This is indicated by the vertical line 114 inside trench 106, as shown in FIG. 3A. This seam is formed as a result of the material formed on facing sidewall surfaces coming into contact with each other. At this point in the process, as shown in FIG. 3B, the edge of the seam 114 may be visible at the top surface of the thin film layer during the early stages of the trench closure. A visual inspection of the structure of FIG. 3B, top-down or cross-sectional would then indicate to the observer that the current thickness of film 202 is approximately one-half the width of trench 106.



FIG. 3C illustrates a cross sectional view of the trench line structure 102 in substrate 100 following additional depositing of thin film material so that the thickness of the thin film 202 is approximately twice the width of trench 108 (assuming a substantially conformal process). At this point during the thin film formation process, trench 108, the narrowest trench not yet substantially filled in FIG. 3B, becomes substantially filled or closes. However, similar to FIG. 3B, the thickness of thin film 202 is not yet sufficiently high to close trench 110, although the degree of filling of this trench has increased.


Further, any trenches having a trench width that is less than the width of trench 108 would also be completely or substantially closed. For example, trench 106 could become completely filled, as indicated by the burying of seam 114 under thin film 202. In contrast, as previously described all trenches that are wider than trench 110 (not shown) will not be closed, substantially or otherwise, similar to trenches 106-110.


As shown in the figure, when the thin film thickness is sufficient to just start closing trench 108, i.e. the material formed on the vertical sidewalls of the trench 108 have just started coming into contact with each other, a seam is formed where this material meets in the trench 108. This seam is indicated by the vertical line 116 inside trench 108, as shown in FIG. 3C. This seam is formed as a result of the material on the facing sidewall surfaces coming into contact with each other. At this point in the process, as shown in FIG. 3C, the edge of the seam 116 may be visible at the top surface of the thin film layer during the early stages of the trench closure. A visual inspection of the structure of FIG. 3C, top-down or cross-sectional would then indicate to the observer that the current thickness of film 202 is approximately one-half the width of trench 108.


The progressive nature of the filling of these trenches thus enables the monitoring process of the various embodiments. That is, as noted above, as each of trenches 104, 106, and 108 become substantially filled, the thickness of film can be estimated to approximately be one half of the widths of each of trenches 104, 106, and 108, respectively (assuming a conformal process) as the process progresses. This is explained in greater detail below with respect to FIG. 3D.



FIG. 3D is a three-dimensional drawing of the trench line structure that corresponds to the cross sectional view of FIG. 3C. In this figure, the seam 116 formed in trench 108 is represented as a dotted line extending across the top surface of the thin film layer. The dotted line indicates the fact that the seam may not be continuous when the material on the sidewalls of trench 108 start coming into contact with each other. At this stage of the thin film formation process, the material on the sidewalls of the trench may be in contact for some sections of the trench but they may not be in contact for other sections of the trench.


For purposes of inspection, a trench is considered substantially closed when the seam is no longer continuous at or near the top surface of the thin film layer. That is, the trench is determined to be substantially filled when the material on two sidewalls of the trench are in contact somewhere along of the length of the seam at the top edge. In some embodiments, this measurement can be quantified. That is, a trench can be considered substantially filled or closed based on the fraction of the trench still remaining (i.e., visible). For example, as previous described, if less than 90% of the trench remains, the trench could be deemed substantially filled or closed. However, the various embodiments are not limited in this regard. Rather any degree or measure of discontinuity can be used.


In another embodiment, the trench is considered substantially closed if the depth of the seam discontinuity at the top surface of the thin film is less than a predetermined value. For example, the trench can be considered substantially closed if the depth of the discontinuity is less than 10% of the original trench depth (i.e., the trench depth before thin film deposition). The continuity of the seam, and therefore a substantially closed trench, can be determined using a visual inspection using a scanning electron microscope (SEM) or other microscope having a sufficiently high resolution.


The continuity of the seam can also be determined using a high throughput profilometer or other device that measures the surface profile with a sufficiently high throughput for in-line measurement of all or at least a portion of wafers being processed.


As noted above, the trench line structure describe above is utilized as part of a methodology for estimating thin film thickness. In particular, the various embodiments provide a methodology for estimating the thickness of a deposited thin film that forms concurrently on the various surfaces of trenches by inspection of which trench having a pre-defined width is substantially closed. In another alternative, the thickness is estimated by the change in the trench sidewall dimensions from before deposition to a comparative measurement made after the deposition process. Such a methodology relies additionally on performing a calibration process to determine a suitable trench line structure for the type of thin film being deposited. That is, some correlation of thin film thicknesses to the filling characteristics of different trenches is required. Thereafter, using this correlation, the visual inspection process described above can be utilized to provide thickness estimates. This calibration process is described below in greater detail with respect to FIG. 4.



FIGS. 4A and 4B are a flow diagram illustrating steps in an exemplary method 400 for selecting, calibrating, and utilizing a trench line structure for in-line film thickness metrology.


The process 400 can be divided into two phases—a calibration phase (shown in FIG. 4A), and a thickness estimation phase (shown in FIG. 4B). The calibration phase is typically run using precursor substrate or test substrates.


The first portion of the calibration phase should include determining what type of trench line structures are desired for a given thin film process. As noted above, not only can the widths of the trenches be varied, but also their depth and spacing. In general, thin film processes can vary not only based on process conditions, but also based on the features present on the wafer. For example, the deposition characteristics (e.g., degree of conformality) in trenches of equal width and different depths can vary depending on process conditions and surface chemistries. In another example, the deposition characteristics can also vary depending on loading. That is, as the number of features (i.e., trenches) in an area increases or decreases, the deposition characteristics can also vary. As a result, it is not only necessary to identify a set of trenches in which a portion will be closed once the target thin film thickness is reached, but also identify a set of trenches in which the closing or filling of the trench is primarily due the material formed on the sidewalls meeting, not material formed on the bottom. The calibration phase of the process 400 starts at step 405 with the selection of the thin film process to be monitored, such that the selected thin film process concurrently forms material on both the horizontal and vertical surfaces of the substrate during the thin film formation process. For example, an epitaxial silicon process for a silicon substrate can be selected. At step 410, the thin film process is applied to one or more precursor substrates to form a thin film having a target thickness.


Step 410 can also include preparation of a precursor substrate that includes various sets of trenches to be tested. These sets of trenches can be formed, as described above, using various lithography and etch processes. In one embodiment, the sets of trenches can include trenches of different depths, widths, spacing, and shape, formed in the same material that will be used in a production substrate. In some embodiments, these sets of trenches can be formed in a two-dimensional array, be repeated over the surface of the precursor wafer, or both, to comprehend non-uniformities in the film deposition rate. As noted above, the different sets of trenches are utilized in order to determine a most suitable set for the thin film process being used and the target thickness for the thin film process.


Once the thin film process is implemented at step 410, a set of trenches is identified at step 415. Step 415 can include identifying a set of trenches including a trench that is substantially filled or closed primarily due to material formed on the sidewalls of trenches. This can include identifying sets of trenches having a seam extending vertically along a portion of the trench. This step can include performing destructive analyses, such as SEM imaging, to inspect the sets of trenches on the precursor wafer.


In some cases, it is possible that various sets of trenches may provide sets of trenches that include a trench that is substantially filled or closed primarily due to material formed on the sidewalls of trenches. In such cases, a set of trenches can be selected based on selection criteria. In a preferred embodiment, the criteria can specify selecting a set of trenches where the substantially closed trench is approximately in the middle of the range of the trenches in the set. In another embodiment, a set of trenches appearing to be most conformal can be selected. Alternatively, the criteria can specify the vertical length of the seam. However, the various embodiments are not limited in this regard and any other criteria are also possible.


One such alternative method to determine the film thickness would be to utilize a trench larger than 2× the estimated film thickness. In this case, the change in trench dimensions before and after the process of interest could be measured to estimate the film thickness. This technique could work for conformal films that have approximately the same growth rate regardless of substrate surface orientation (such as most ALD processes). In the case of silicon epitaxy, this technique may be less useful since the corners of the trench will tend to facet, making it difficult to estimate the side wall position until the point where the trench begins to close. In the case of an especially deep trench (such that the corner facets do not substantially affect the vertical wall growth surface), this technique may also be applicable to films such as silicon epitaxy CVD.


It is worth noting that multiple sets of trenches can be selected for certain processes. For example, if a process is known to exhibit certain non-uniformity across the wafer, different sets of trenches may be more suitable for different locations on the wafer. Accordingly, for manufacturing processes using step and repeat lithography, the correct set can be inspected for that region of the wafer. In configuration where a single mask for the entire wafer is used, the appropriate set can be used for different regions. However, the various embodiments are not limited in this regard and any number of trench sets can be utilized for a production wafer.


Step 415 also involves the identification of a target trench. That is, identifying the trench that is substantially filled when the target thickness is reached. Accordingly, this can involve evaluating a large number of precursor wafers to determine which trench should be the target trench for the thin film process.


Once the set of trenches for the process is identified at step 415, the method can proceed to step 420. At step 420, the thin film deposition process is applied to additional test substrates for a process window of interest. That is, thin films of different thicknesses are produced. Also, thin films are produced using variations in the process conditions for the target thin film Step 420 also involves preparing the test substrates. That is, this step involves applying lithography steps and etching steps, as described above, so that each test substrate includes substantially the same set(s) of trenches identified at step 415. As a result of step 420, a set of test wafers is produced that can be used to evaluate a process window to the thin film. More importantly, the test substrates can be used to evaluate the effects on process variations on the filling or closing of the trenches in the identified trench line structure.


After the test substrates are processed at step 420, correlation data can be gathered at step 425 with respect to the fill characteristics of the array of trenches relative to the film deposition process that is used and the expected thickness of the resulting film. In particular, for different thicknesses of material due to various process conditions, the trenches that are being substantially filled or closed can be identified for later use in identifying a thickness of the thin film on a production wafer.


It is worth noting that measurement of a thin film of a first material on a substrate consisting of a second material can be non-trivial in some cases (e.g., very thin silicon on silicon substrates). Accordingly in these embodiments, other techniques can be utilized at steps 420 and 425 to obtain thickness information. For example, measurement wafers with features that can be measured via ellipsometry or profilometry, as previously described, can be run concurrently with the test substrates or using a same process as a test substrate to obtain thickness data for the correlation. Any other methods can also be used in the various embodiments. In particular, destructive and time-consuming methods can be used during this calibration. After the completion of the calibration phase, the collected data can be used during an estimation or production phase, as described below with respect to FIG. 4B.


As shown in FIG. 4B, the estimation phase starts at step 430 with the application of the thin film process to production substrates, where each production substrate includes the trench line structures identified in FIG. 4A for the thin film process. At step 435, the widest substantially closed trench on the trench line structure of the production substrate is identified using techniques such as optical inspection or surface profile measurement. Such processes can be performed manually or automatically. At step 440, a determination can be made as to whether the target thickness for the thin film process has been achieved. In particular, the identified trench from step 435 is compared to the target trench identified during the calibration phase. If there is a match, then it is assumed that the target thin film thickness has been achieved. If there is no match, then it is assumed that the target thin film thickness was not achieved. As a result, additional characterization of the wafer may be needed. However, as noted above, during the calibration phase the variance in the process may have been characterized. In particular, correlation data may exist that correlates the closing or filling of particular trenches with particular thin film thicknesses. Thus, at step 440, the thin film thickness can estimated based on the correlation data obtained during the calibration phase.


Ideally, the thin film process will always result in the same trench fill characteristics. That is, for a target thickness of a film, the substantially filled trench in the trench line structure should be the same trench within a trench array for each wafer, every time. However, thin film processes can drift over time due to several factors. Also, errors can occur in the implementation of the deposition process, for instance, the wrong time or wrong process conditions may be selected for a given process run. Accordingly, the metrology embodiments described not only allows the drift or error to be detected, but also allow some quantification of the drift or error. That is, if the process results in a deposited or grown film that is too thick, a wider trench will also be substantially filled. The target trench might be completely filled in such a case. Conversely, if the process results in a deposited or grown film that is too thin, a narrower trench will be substantially filled and the target trench would still define a continuous trench. Accordingly, based on widest trench that is substantially filled and the correlation data associated with such a trench, the error in thickness can be determined and appropriate action can be taken in-line to correct other wafers.


More importantly, this inspection process provides a method for reducing scrap wafers. That is, at least in the case of epitaxial silicon and other epitaxial thin films, the thicknesses of these thin films are typically characterized at or near the end of processing of wafers in a semiconductor manufacturing line. Thus, if drift or error has occurred early on, not only is the inspected wafer itself subject to scrap, but in addition, a so will a portion of other wafers concurrently processed and wafers still undergoing processing. Accordingly, a substantial investment of time and resources may have occurred and may be lost. However, since the various embodiments allow this drift or error to be determined soon after the thin film process is performed, the drift or error can be corrected at a much earlier point in the semiconductor manufacturing process. Thus, reducing the amount of time and resources invested in such wafers. Moreover, the number of wafers exposed to such drift or error is also reduced. Accordingly, the quantity of wafers subject to scrap can be reduced significantly.


Although the discussion above regarding FIGS. 4A and 4B has focused primarily on inspection of a single trench line structure to determine whether or not a target thin film thickness has been achieved, the various embodiments are not limited in this regard. Rather, the methodology above can also be utilized to characterize the degree of uniformity of the thin film across the wafer. That is, as previously described, target trenches can be selected during the calibration phase for different parts of the wafer. Further, the variation in thin film thickness for these different parts of the wafer can also be determined during the calibration phase. Accordingly, using such target trenches and such calibration data, an inspection of the trench line structures can not only be used to determine whether target thin film thickness values were achieved across the wafer, but can also be used to determine whether an error or drift in the process has occurred.


The various embodiments described above have primarily focused on identifying trenches that are substantially filled or closed. However, in some embodiments, the inspection can focus on remaining trenches. That is, a thin film process can be monitored based on the remaining, incompletely filled trenches instead of the substantially filled trenches. The term “incompletely filled”, as used with respect to a trench, refers to a trench in which after material is formed on the sidewalls and bottom of the trench, there is provided a resulting trench having a gap remaining between opposing trench sidewalls (little or no bridging between the sidewalls). Alternatively stated, this is a trench in which the thin film materials deposited or grown on the facing sidewalls have not yet come into contact with each other. Such a configuration provides the advantage that in some cases it may be easier to identify these incompletely filled trenches than it is to identify substantially filled trenches. Further, in some cases, it is possible that no trenches are substantially filled. That is, the thin film process may result in trenches that are completely filled and trenches that are not completely filled. In such cases, calibration can be carried out in a substantially similar fashion as described above. That is, where the basis for selecting a set of trenches and determining thicknesses of the thin film is based on those trenches that are incompletely filled.


As noted above, the trench line structures described above can be fabricated at one or more locations on the wafer. Further, the trench line structures can be fabricated as part of the existing alignment mark fabrication, or can be fabricated separately. For example, FIG. 5A shows a silicon wafer with multiple alignment marks 500 that include one or more trench line structures, in accordance with one embodiment. In general, an initial alignment mask is always required by other steps in a fabrication process, as all other levels are aligned based on these initial marks. Therefore, by incorporating the trench line structure into the initial alignment mark mask, no additional masks or steps would be needed to implement the trench line structures onto each product wafer. FIG. 5B illustrates a silicon wafer with multiple alignment marks 500 and multiple trench line structures 505, where the trench line structures are not part of the alignment marks, in accordance with an alternative embodiment. As shown in the figure, the trench line structures can be located near the alignment marks and/or they can be located at positions that do not have an alignment mark. FIG. 5C illustrates an embodiment where the trench line structures are located in the scribe lines (shown as the vertical and horizontal lines). In other embodiments, the metrology structures can be located within individual die fabricated on the wafer.


As noted above, the trench line structures and the related methods and techniques described above can be used to monitor a process that forms a layer of semiconducting material on a semiconductor substrate. Such a process can include a process for forming a substantially undoped epitaxial silicon layer, or an in-situ doped epitaxial silicon layer such as those formed during the fabrication of the DDC transistor.


Such a non-destructive method allowing for quick, accurate and precise measurement of the epitaxial layer thickness can be advantageous for certain types of transistors that are sensitive to epitaxial layer thickness. These transistors include but are not limited to transistors with undoped, slightly doped, or heavily doped channels defined in thin epitaxially grown silicon. One particular transistor having an epitaxial channel that supports a deeply depleted channel (DDC) transistor is described in U.S. patent application Ser. No. 12/708,497 titled “Electronic Devices and Systems, and Methods for Making and Using the Same”, U.S. patent application Ser. No. 12/971,884 titled “Low Power Semiconductor Transistor Structure and Method of Fabrication Thereof”, U.S. patent application Ser. No. 12/971,955 titled “Transistor with Threshold Voltage Set Notch and Method of Fabrication Thereof”, and U.S. patent application Ser. No. 12/960,266 titled “Semiconductor Structure and Method of Fabrication Thereof with Mixed Metal Types”, the disclosures of which are hereby incorporated by reference in their entirety.


By being able to monitor the thickness of deposited material directly on product wafers, direct tuning can be performed to minimize thickness variation across the wafer, and from wafer-to-wafer. Also, statistical process control (SPC) or automatic process control (APC) monitoring can be performed on the product wafers to control the process more tightly than if no direct monitoring of deposited thickness was performed.


In batch reactors, or systems in which several wafers have epitaxial layers grown on their surfaces simultaneously, it can be important to monitor the consistency of the epitaxial layer in extreme positions within the reactor chamber. Even in single wafer systems, the uniformity of the epitaxial silicon layer thickness across the wafer can be important, as subsequent processing steps can require a flat, uniform layer thickness to provide consistent device yield for devices located across the entire wafer surface. This can become even more important as wafer sizes increase, as a bigger wafer size can put higher demands of the epitaxial silicon layer fabrication process and the resulting film thickness uniformity to ensure reasonable yields. The structures and methods described herein are also advantageously used in such fabrication processes because they permit a quick and accurate measurement/inspection of one or more sites on the product wafers to determine if the epitaxial silicon layer thickness meets predetermined target thickness specifications.


The method and system herein provides for a flexible implementation. Although described using certain specific examples, it will be apparent to those skilled in the art that the examples are illustrative, and that many variations exist. In general, the present disclosure is directed to various methods for determining, tracking and/or controlling epitaxial layer processing. More particularly one embodiment is directed to correlating various characteristics or properties of wafers with various metrology data obtained during the course of manufacturing integrated circuit devices, and performing various control functions based upon such correlations. As will be readily apparent to those skilled in the art upon a complete reading of the present application, the present method is applicable to a variety of technologies, including planar CMOS, SOL finFETs etc., and it is readily applicable to a variety of devices, including, but not limited to, logic devices, memory devices, etc. While particularly useful for blanket epitaxial silicon depositions, including very thin intrinsic silicon deposited over lightly doped substrates, variations of the techniques described could be used for heavily doped silicon, silicon alloys such as SiGe and SiGeC layers, metal layers, polysilicon or amorphous silicon deposition, and selective silicon deposition. Wafers comprised of any of a variety of semiconducting materials, e.g., silicon, gallium arsenide, etc. can be used. Moreover, such wafers, if appropriate, may be doped with a variety of dopant materials, e.g., arsenic, phosphorous, boron, etc. Lastly, as used herein, the term wafer should be understood to include the bare wafer itself, i.e., bare silicon, or a wafer having an epitaxial silicon layer (epi layer) formed above the bare silicon.


Although the present disclosure has been described in detail with reference to particular embodiments, it should be understood that various other changes, substitutions, and alterations may be made hereto without departing from the spirit and scope of the appended claims. Numerous other changes, substitutions, variations, alterations, and modifications may be ascertained by those skilled in the art and it is intended that the present disclosure encompass all such changes, substitutions, variations, alterations, and modifications as falling within the spirit and scope of the appended claims. Moreover, the present disclosure is not intended to be limited in any way by any statement in the specification that is not otherwise reflected in the appended claims.

Claims
  • 1. A method for monitoring a process that concurrently forms at least one material on vertical and horizontal surfaces on the surface of a substrate, the method comprising: providing a first substrate having a first surface, the first surface comprising a plurality of trenches of substantially a same depth and having substantially different widths;applying the process to the first substrate using process parameters selected to provide a target thickness for the at least one material;identifying a widest one of the plurality of trenches substantially filled with the at least one material to yield an identified trench; anddetermining whether the process provided the target thickness based on the identified trench and pre-defined correlation data specifying a target trench corresponding to the target thickness.
  • 2. The method of claim 1, further comprising: estimating a thickness of the at least one material based on the identified trench and on pre-defined correlation data, the pre-defined correlation data specifying a correlation between a substantial filing of the plurality of trenches and thicknesses for the at least one material for the process.
  • 3. The method of claim 1, wherein the providing comprises forming the plurality of trenches on the first surface, the forming comprising selecting the plurality of widths to be between about 1× and 2.5× of the target thickness.
  • 4. The method of claim 3, the forming further comprising selecting the depth to be between about 2× and 5× of the target thickness.
  • 5. The method of claim 1, wherein the first substrate comprises a plurality of scribe regions, and wherein the providing comprises forming the plurality of trenches on the first surface in the plurality of scribe regions.
  • 6. The method of claim 1, wherein the first surface comprises a semiconductor surface.
  • 7. The method of claim 1, wherein the providing comprises forming the plurality of trenches on the first surface during an alignment mask process.
  • 8. The method of claim 1, wherein the providing comprises selecting dimensions for the plurality of trenches, the selecting comprising: providing at least one precursor substrate, the at least one precursor substrate comprising one or more sets of trenches, each of the sets of trenches comprising a series of trenches having substantially different widths, and each of the set of trenches associated with a substantially different depth;applying the process to the at least precursor substrate using process parameters selected to provide a target thickness for the at least one material;identifying one set from the sets of trenches comprising a first trench that is substantially filled with the at least one material, at least one second trench that is completely filled with the at least one material, and at least one third trench still defining a trench; andselecting the one set to define the plurality of trenches for the first substrate, wherein the first trench is the target trench.
  • 9. The method of claim 8, further comprising generating the pre-defined correlation data, the generating comprising: providing a plurality of test substrates each comprising the plurality of trenches;applying the process to the plurality of test substrates using process parameters selected to provide different thicknesses for the at least one material on different ones of the plurality of test substrates;obtaining a measure of the thicknesses of the at least one material for each of the plurality of test substrates; andidentifying a widest one of the plurality of trenches substantially filled with the at least one material on each of the plurality of substrates to yield identified trenches and correlating to the measured thicknesses and the identified trenches to generate the pre-defined correlation data.
  • 10. A method for monitoring a process for forming that concurrently forms a semiconductor film on vertical and horizontal surfaces on the surface of a substrate comprising the semiconductor material, the method comprising: forming a trench line structure on the surface of the substrate, the trench line structure comprising a plurality of trenches of substantially a same depth and having substantially different widths;applying the process to the substrate using process parameters selected to provide a target thickness for the semiconductor material;identifying a widest trench in the trench line structure substantially filled with the at least one material to yield an identified trench; anddetermining whether the process provided the target thickness based on the identified trench and pre-defined correlation data specifying a target trench corresponding to the target thickness.
  • 11. The method of claim 10, further comprising: estimating a thickness of the semiconductor material based on the identified trench and on pre-defined correlation data, the pre-defined correlation data specifying a correlation between a substantial filing of the plurality of trenches and thicknesses for the semiconductor material for the process.
  • 12. The method of claim 10, wherein the semiconductor material comprises silicon.
  • 13. The method of claim 10, wherein the providing comprises forming the plurality of trenches on the surface of the substrate during an alignment mask process.
  • 14. The method of claim 10, wherein the providing comprises selecting dimensions for the plurality of trenches, the selecting comprising: providing at least one precursor substrate having a surface comprising the semiconductor material, the at least one precursor substrate comprising one or more sets of trenches, each of the sets of trenches comprising a series of trenches having substantially different widths, and each of the set of trenches associated with a substantially different depth;applying the process to the at least precursor substrate using process parameters selected to provide a target thickness for the semiconductor material;identifying one set from the sets of trenches comprising a first trench that is substantially filled with the semiconductor material, at least one second trench that is completely filled with the semiconductor material, and at least one third trench still defining a trench; andselecting the one set to define the plurality of trenches for the first substrate, wherein the first trench is the target trench.
  • 15. The method of claim 14, further comprising generating the pre-defined correlation data, the generating comprising: providing a plurality of test substrates each comprising the plurality of trenches formed on a surface of the test substrate comprising the semiconductor material;applying the process to the plurality of test substrates using process parameters selected to provide different thicknesses for the semiconductor material on different ones of the plurality of test substrates;obtaining a measure of the thicknesses of the semiconductor material for each of the plurality of test substrates; andidentifying a widest one of the plurality of trenches substantially filled with the semiconductor material on each of the plurality of substrates to yield identified trenches and correlating to the measured thicknesses and the identified trenches to generate the pre-defined correlation data.
  • 16. A method for monitoring a process for forming that concurrently forms at least one material on vertical and horizontal surfaces on the surface of a substrate, the method comprising: providing a first substrate having a first surface, the first surface comprising a plurality of trenches of substantially a same depth and having substantially different widths;applying the process to the first substrate using process parameters selected to provide a target thickness for the at least one material;identifying a narrowest one of the plurality of trenches that is incompletely filled yield an identified trench; anddetermining whether the process provided the target thickness based on the identified trench and pre-defined correlation data specifying a target trench corresponding to the target thickness.
  • 17. The method of claim 16, further comprising: estimating a thickness of the at least one material based on the identified trench and on pre-defined correlation data, the pre-defined correlation data specifying a correlation between ones of the plurality of trenches defining trenches incompletely filled after the process and thicknesses for the at least one material for the process.
  • 18. The method of claim 16, wherein the providing comprises selecting dimensions for the plurality of trenches, the selecting comprising: providing at least one precursor substrate, the at least one precursor substrate comprising one or more sets of trenches, each of the sets of trenches comprising a series of trenches having substantially different widths, and each of the set of trenches associated with a substantially different depth;applying the process to the at least precursor substrate using process parameters selected to provide a target thickness for the at least one material;identifying one set from the sets of trenches comprising a plurality of first trenches filled with the at least one material and a plurality of second trenches defining trenches that are incompletely filled; andselecting the one set to define the plurality of trenches for the first substrate, wherein a narrowest one of the second trenches is the target trench.
  • 19. The method of claim 18, further comprising generating the pre-defined correlation data, the generating comprising: providing a plurality of test substrates each comprising the plurality of trenches;applying the process to the plurality of test substrates using process parameters selected to provide different thicknesses for the at least one material on different ones of the plurality of test substrates;obtaining a measure of the thicknesses of the at least one material for each of the plurality of test substrates; andidentifying a narrowest one of the plurality of trenches still defining an incompletely filled trench on each of the plurality of substrates to yield identified trenches and correlating to the measured thicknesses and the identified trenches to generate the pre-defined correlation data.
CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims priority to U.S. Provisional Patent Application No. 61/484,785, filed May 11, 2011 and entitled “Monitoring of Epitaxial Layers”, the contents of which are hereby incorporated by reference in their entirety.

US Referenced Citations (506)
Number Name Date Kind
3958266 Athanas May 1976 A
4000504 Berger Dec 1976 A
4021835 Etoh et al. May 1977 A
4141780 Kleinknecht et al. Feb 1979 A
4242691 Kotani et al. Dec 1980 A
4276095 Beilstein, Jr. et al. Jun 1981 A
4315781 Henderson Feb 1982 A
4518926 Swanson May 1985 A
4559091 Allen et al. Dec 1985 A
4578128 Mundt et al. Mar 1986 A
4617066 Vasudev Oct 1986 A
4662061 Malhi May 1987 A
4761384 Neppl et al. Aug 1988 A
4780748 Cunningham et al. Oct 1988 A
4819043 Yazawa et al. Apr 1989 A
4885477 Bird et al. Dec 1989 A
4908681 Nishida et al. Mar 1990 A
4945254 Robbins Jul 1990 A
4956311 Liou et al. Sep 1990 A
5034337 Mosher et al. Jul 1991 A
5144378 Hikosaka Sep 1992 A
5156989 Williams et al. Oct 1992 A
5156990 Mitchell Oct 1992 A
5166765 Lee et al. Nov 1992 A
5208473 Komori et al. May 1993 A
5294821 Iwamatsu Mar 1994 A
5298110 Schoenborn et al. Mar 1994 A
5298763 Shen et al. Mar 1994 A
5369288 Usuki Nov 1994 A
5372673 Stager et al. Dec 1994 A
5373186 Schubert et al. Dec 1994 A
5384476 Nishizawa et al. Jan 1995 A
5426328 Yilmaz et al. Jun 1995 A
5444008 Han et al. Aug 1995 A
5552332 Tseng et al. Sep 1996 A
5559368 Hu et al. Sep 1996 A
5608253 Liu et al. Mar 1997 A
5622880 Burr et al. Apr 1997 A
5624863 Helm et al. Apr 1997 A
5625568 Edwards et al. Apr 1997 A
5641980 Yamaguchi et al. Jun 1997 A
5663583 Matloubian et al. Sep 1997 A
5712501 Davies et al. Jan 1998 A
5719422 Burr et al. Feb 1998 A
5726488 Watanabe et al. Mar 1998 A
5726562 Mizuno Mar 1998 A
5731626 Eaglesham et al. Mar 1998 A
5736419 Naem Apr 1998 A
5753555 Hada May 1998 A
5754826 Gamal et al. May 1998 A
5756365 Kakumu May 1998 A
5763921 Okumura et al. Jun 1998 A
5780899 Hu et al. Jul 1998 A
5847419 Imai et al. Dec 1998 A
5856003 Chiu Jan 1999 A
5861334 Rho Jan 1999 A
5877049 Liu et al. Mar 1999 A
5885876 Dennen Mar 1999 A
5889315 Farrenkopf et al. Mar 1999 A
5895954 Yasumura et al. Apr 1999 A
5899714 Farrenkopf et al. May 1999 A
5918129 Fulford, Jr. et al. Jun 1999 A
5923067 Voldman Jul 1999 A
5923987 Burr Jul 1999 A
5936868 Hall Aug 1999 A
5946214 Heavlin et al. Aug 1999 A
5985705 Seliskar Nov 1999 A
5989963 Luning et al. Nov 1999 A
6001695 Wu Dec 1999 A
6020227 Bulucea Feb 2000 A
6043139 Eaglesham et al. Mar 2000 A
6057068 Raeder et al. May 2000 A
6060345 Hause et al. May 2000 A
6060364 Maszara et al. May 2000 A
6066533 Yu May 2000 A
6072217 Burr Jun 2000 A
6087210 Sohn Jul 2000 A
6087691 Hamamoto Jul 2000 A
6088518 Hsu Jul 2000 A
6091286 Blauschild Jul 2000 A
6096611 Wu Aug 2000 A
6103562 Son et al. Aug 2000 A
6121153 Kikkawa Sep 2000 A
6147383 Kuroda Nov 2000 A
6153920 Gossmann et al. Nov 2000 A
6157073 Lehongres Dec 2000 A
6175582 Naito et al. Jan 2001 B1
6184112 Maszara et al. Feb 2001 B1
6190979 Radens et al. Feb 2001 B1
6194259 Nayak et al. Feb 2001 B1
6198157 Ishida et al. Mar 2001 B1
6210980 Matsuda Apr 2001 B1
6218892 Soumyanath et al. Apr 2001 B1
6218895 De et al. Apr 2001 B1
6221724 Yu et al. Apr 2001 B1
6229188 Aoki et al. May 2001 B1
6232164 Tsai et al. May 2001 B1
6235597 Miles May 2001 B1
6245618 An et al. Jun 2001 B1
6268640 Park et al. Jul 2001 B1
6271070 Kotani et al. Aug 2001 B2
6271551 Schmitz et al. Aug 2001 B1
6288429 Iwata et al. Sep 2001 B1
6297132 Zhang et al. Oct 2001 B1
6300177 Sundaresan et al. Oct 2001 B1
6313489 Letavic et al. Nov 2001 B1
6319799 Ouyang et al. Nov 2001 B1
6320222 Forbes et al. Nov 2001 B1
6323525 Noguchi et al. Nov 2001 B1
6326666 Bernstein et al. Dec 2001 B1
6335233 Cho et al. Jan 2002 B1
6358806 Puchner Mar 2002 B1
6380019 Yu et al. Apr 2002 B1
6391752 Colinge et al. May 2002 B1
6426260 Hshieh Jul 2002 B1
6426279 Huster et al. Jul 2002 B1
6432754 Assaderaghi et al. Aug 2002 B1
6444550 Hao et al. Sep 2002 B1
6444551 Ku et al. Sep 2002 B1
6449749 Stine Sep 2002 B1
6461920 Shirahata Oct 2002 B1
6461928 Rodder Oct 2002 B2
6472278 Marshall et al. Oct 2002 B1
6482714 Hieda et al. Nov 2002 B1
6489224 Burr Dec 2002 B1
6492232 Tang et al. Dec 2002 B1
6500739 Wang et al. Dec 2002 B1
6503801 Rouse et al. Jan 2003 B1
6503805 Wang et al. Jan 2003 B2
6506640 Ishida et al. Jan 2003 B1
6518623 Oda et al. Feb 2003 B1
6521470 Lin et al. Feb 2003 B1
6534373 Yu Mar 2003 B1
6541328 Whang et al. Apr 2003 B2
6541829 Nishinohara et al. Apr 2003 B2
6548842 Bulucea et al. Apr 2003 B1
6551885 Yu Apr 2003 B1
6552377 Yu Apr 2003 B1
6573129 Hoke et al. Jun 2003 B2
6576535 Drobny et al. Jun 2003 B2
6600200 Lustig et al. Jul 2003 B1
6620671 Wang et al. Sep 2003 B1
6624488 Kim Sep 2003 B1
6627473 Oikawa et al. Sep 2003 B1
6630710 Augusto Oct 2003 B1
6646751 Kishimura Nov 2003 B2
6660605 Liu Dec 2003 B1
6662350 Fried et al. Dec 2003 B2
6667200 Sohn et al. Dec 2003 B2
6670260 Yu et al. Dec 2003 B1
6693333 Yu Feb 2004 B1
6730568 Sohn May 2004 B2
6737724 Hieda et al. May 2004 B2
6743291 Ang et al. Jun 2004 B2
6743684 Liu Jun 2004 B2
6751519 Satya et al. Jun 2004 B1
6753230 Sohn et al. Jun 2004 B2
6760900 Rategh et al. Jul 2004 B2
6770944 Nishinohara et al. Aug 2004 B2
6787424 Yu Sep 2004 B1
6797553 Adkisson et al. Sep 2004 B2
6797602 Kluth et al. Sep 2004 B1
6797994 Hoke et al. Sep 2004 B1
6808004 Kamm et al. Oct 2004 B2
6808994 Wang Oct 2004 B1
6813750 Usami et al. Nov 2004 B2
6821825 Todd et al. Nov 2004 B2
6821852 Rhodes Nov 2004 B2
6822297 Nandakumar et al. Nov 2004 B2
6831292 Currie et al. Dec 2004 B2
6835639 Rotondaro et al. Dec 2004 B2
6852602 Kanzawa et al. Feb 2005 B2
6852603 Chakravarthi et al. Feb 2005 B2
6881641 Wieczorek et al. Apr 2005 B2
6881987 Sohn Apr 2005 B2
6891439 Jaehne et al. May 2005 B2
6893947 Martinez et al. May 2005 B2
6900519 Cantell et al. May 2005 B2
6901564 Stine et al. May 2005 B2
6916698 Mocuta et al. Jul 2005 B2
6917237 Tschanz et al. Jul 2005 B1
6927463 Iwata et al. Aug 2005 B2
6928128 Sidiropoulos Aug 2005 B1
6930007 Bu et al. Aug 2005 B2
6930360 Yamauchi et al. Aug 2005 B2
6957163 Ando Oct 2005 B2
6963090 Passlack et al. Nov 2005 B2
6995397 Yamashita et al. Feb 2006 B2
7002214 Boyd et al. Feb 2006 B1
7008836 Algotsson et al. Mar 2006 B2
7013359 Li Mar 2006 B1
7015546 Herr et al. Mar 2006 B2
7015741 Tschanz et al. Mar 2006 B2
7022559 Barnak et al. Apr 2006 B2
7036098 Eleyan et al. Apr 2006 B2
7038258 Liu et al. May 2006 B2
7039881 Regan May 2006 B2
7045456 Murto et al. May 2006 B2
7057216 Ouyang et al. Jun 2006 B2
7061058 Chakravarthi et al. Jun 2006 B2
7064039 Liu Jun 2006 B2
7064399 Babcock et al. Jun 2006 B2
7071103 Chan et al. Jul 2006 B2
7078325 Curello et al. Jul 2006 B2
7078776 Nishinohara et al. Jul 2006 B2
7089513 Bard et al. Aug 2006 B2
7089515 Hanafi et al. Aug 2006 B2
7091093 Noda et al. Aug 2006 B1
7105399 Dakshina-Murthy et al. Sep 2006 B1
7109099 Tan et al. Sep 2006 B2
7119381 Passlack Oct 2006 B2
7122411 Mouli Oct 2006 B2
7127687 Signore Oct 2006 B1
7132323 Haensch et al. Nov 2006 B2
7169675 Tan et al. Jan 2007 B2
7170120 Datta et al. Jan 2007 B2
7176137 Perng et al. Feb 2007 B2
7186598 Yamauchi et al. Mar 2007 B2
7189627 Wu et al. Mar 2007 B2
7199430 Babcock et al. Apr 2007 B2
7202517 Dixit et al. Apr 2007 B2
7208354 Bauer Apr 2007 B2
7211871 Cho May 2007 B2
7221021 Wu et al. May 2007 B2
7223646 Miyashita et al. May 2007 B2
7226833 White et al. Jun 2007 B2
7226843 Weber et al. Jun 2007 B2
7230680 Fujisawa et al. Jun 2007 B2
7235822 Li Jun 2007 B2
7256639 Koniaris et al. Aug 2007 B1
7259428 Inaba Aug 2007 B2
7260562 Czajkowski et al. Aug 2007 B2
7294877 Rueckes et al. Nov 2007 B2
7297994 Wieczorek et al. Nov 2007 B2
7301208 Handa et al. Nov 2007 B2
7304350 Misaki Dec 2007 B2
7307471 Gammie et al. Dec 2007 B2
7312500 Miyashita et al. Dec 2007 B2
7323754 Ema et al. Jan 2008 B2
7332439 Lindert et al. Feb 2008 B2
7348629 Chu et al. Mar 2008 B2
7354833 Liaw Apr 2008 B2
7380225 Joshi et al. May 2008 B2
7398497 Sato et al. Jul 2008 B2
7402207 Besser et al. Jul 2008 B1
7402872 Murthy et al. Jul 2008 B2
7416605 Zollner et al. Aug 2008 B2
7427788 Li et al. Sep 2008 B2
7442971 Wirbeleit et al. Oct 2008 B2
7449733 Inaba et al. Nov 2008 B2
7462908 Bol et al. Dec 2008 B2
7469164 Du-Nour Dec 2008 B2
7470593 Rouh et al. Dec 2008 B2
7485536 Jin et al. Feb 2009 B2
7487474 Ciplickas et al. Feb 2009 B2
7491988 Tolchinsky et al. Feb 2009 B2
7494861 Chu et al. Feb 2009 B2
7496862 Chang et al. Feb 2009 B2
7496867 Turner et al. Feb 2009 B2
7498637 Yamaoka et al. Mar 2009 B2
7501324 Babcock et al. Mar 2009 B2
7503020 Allen et al. Mar 2009 B2
7507634 Sato et al. Mar 2009 B2
7507999 Kusumoto et al. Mar 2009 B2
7514766 Yoshida Apr 2009 B2
7521323 Surdeanu et al. Apr 2009 B2
7531393 Doyle et al. May 2009 B2
7531836 Liu et al. May 2009 B2
7538364 Twynam May 2009 B2
7538412 Schulze et al. May 2009 B2
7562233 Sheng et al. Jul 2009 B1
7564105 Chi et al. Jul 2009 B2
7566600 Mouli Jul 2009 B2
7569456 Ko et al. Aug 2009 B2
7586322 Xu et al. Sep 2009 B1
7592241 Takao Sep 2009 B2
7595243 Bulucea et al. Sep 2009 B1
7598142 Ranade et al. Oct 2009 B2
7605041 Ema et al. Oct 2009 B2
7605060 Meunier-Beillard et al. Oct 2009 B2
7605429 Bernstein et al. Oct 2009 B2
7608496 Chu Oct 2009 B2
7615802 Elpelt et al. Nov 2009 B2
7622341 Chudzik et al. Nov 2009 B2
7638380 Pearce Dec 2009 B2
7642140 Bae et al. Jan 2010 B2
7644377 Saxe et al. Jan 2010 B1
7645665 Kubo et al. Jan 2010 B2
7651920 Siprak Jan 2010 B2
7655523 Babcock et al. Feb 2010 B2
7673273 Madurawe et al. Mar 2010 B2
7675126 Cho Mar 2010 B2
7675317 Perisetty Mar 2010 B2
7678638 Chu et al. Mar 2010 B2
7681628 Joshi et al. Mar 2010 B2
7682887 Dokumaci et al. Mar 2010 B2
7683442 Burr et al. Mar 2010 B1
7696000 Liu et al. Apr 2010 B2
7704822 Jeong Apr 2010 B2
7704844 Zhu et al. Apr 2010 B2
7709828 Braithwaite et al. May 2010 B2
7723750 Zhu et al. May 2010 B2
7737472 Kondo et al. Jun 2010 B2
7741138 Cho Jun 2010 B2
7741200 Cho et al. Jun 2010 B2
7745270 Shah et al. Jun 2010 B2
7750374 Capasso et al. Jul 2010 B2
7750381 Hokazono et al. Jul 2010 B2
7750405 Nowak Jul 2010 B2
7750682 Bernstein et al. Jul 2010 B2
7755144 Li et al. Jul 2010 B2
7755146 Helm et al. Jul 2010 B2
7759206 Luo et al. Jul 2010 B2
7759714 Itoh et al. Jul 2010 B2
7761820 Berger et al. Jul 2010 B2
7767471 Wang et al. Aug 2010 B2
7795677 Bangsaruntip et al. Sep 2010 B2
7808045 Kawahara et al. Oct 2010 B2
7808410 Kim et al. Oct 2010 B2
7811873 Mochizuki Oct 2010 B2
7811881 Cheng et al. Oct 2010 B2
7818702 Mandelman et al. Oct 2010 B2
7821066 Lebby et al. Oct 2010 B2
7829402 Matocha et al. Nov 2010 B2
7831873 Trimberger et al. Nov 2010 B1
7846822 Seebauer et al. Dec 2010 B2
7855118 Hoentschel et al. Dec 2010 B2
7859013 Chen et al. Dec 2010 B2
7863163 Bauer Jan 2011 B2
7867835 Lee et al. Jan 2011 B2
7883977 Babcock et al. Feb 2011 B2
7888205 Herner et al. Feb 2011 B2
7888747 Hokazono Feb 2011 B2
7895546 Lahner et al. Feb 2011 B2
7897495 Ye et al. Mar 2011 B2
7906413 Cardone et al. Mar 2011 B2
7906813 Kato Mar 2011 B2
7910419 Fenouillet-Beranger et al. Mar 2011 B2
7919791 Flynn et al. Apr 2011 B2
7926018 Moroz et al. Apr 2011 B2
7935984 Nakano May 2011 B2
7941776 Majumder et al. May 2011 B2
7945800 Gomm et al. May 2011 B2
7948008 Liu et al. May 2011 B2
7952147 Ueno et al. May 2011 B2
7960232 King et al. Jun 2011 B2
7960238 Kohli et al. Jun 2011 B2
7968400 Cai Jun 2011 B2
7968411 Williford Jun 2011 B2
7968440 Seebauer Jun 2011 B2
7968459 Bedell et al. Jun 2011 B2
7989900 Haensch et al. Aug 2011 B2
7994573 Pan Aug 2011 B2
8004024 Furukawa et al. Aug 2011 B2
8012827 Yu et al. Sep 2011 B2
8029620 Kim et al. Oct 2011 B2
8039332 Bernard et al. Oct 2011 B2
8046598 Lee Oct 2011 B2
8048791 Hargrove et al. Nov 2011 B2
8048810 Tsai et al. Nov 2011 B2
8051340 Cranford, Jr. et al. Nov 2011 B2
8053340 Colombeau et al. Nov 2011 B2
8063466 Kurita Nov 2011 B2
8067279 Sadra et al. Nov 2011 B2
8067280 Wang et al. Nov 2011 B2
8067302 Li Nov 2011 B2
8076719 Zeng et al. Dec 2011 B2
8097529 Krull et al. Jan 2012 B2
8103983 Agarwal et al. Jan 2012 B2
8105891 Yeh et al. Jan 2012 B2
8106424 Schruefer Jan 2012 B2
8106481 Rao Jan 2012 B2
8110487 Griebenow et al. Feb 2012 B2
8114761 Mandrekar et al. Feb 2012 B2
8119482 Bhalla et al. Feb 2012 B2
8120069 Hynecek Feb 2012 B2
8129246 Babcock et al. Mar 2012 B2
8129797 Chen et al. Mar 2012 B2
8134159 Hokazono Mar 2012 B2
8143120 Kerr et al. Mar 2012 B2
8143124 Challa et al. Mar 2012 B2
8143678 Kim et al. Mar 2012 B2
8148774 Mori et al. Apr 2012 B2
8163619 Yang et al. Apr 2012 B2
8169002 Chang et al. May 2012 B2
8170857 Joshi et al. May 2012 B2
8173499 Chung et al. May 2012 B2
8173502 Yan et al. May 2012 B2
8176461 Trimberger May 2012 B1
8178430 Kim et al. May 2012 B2
8179530 Levy et al. May 2012 B2
8183096 Wirbeleit May 2012 B2
8183107 Mathur et al. May 2012 B2
8185865 Gupta et al. May 2012 B2
8187959 Pawlak et al. May 2012 B2
8188542 Yoo et al. May 2012 B2
8196545 Kurosawa Jun 2012 B2
8201122 Dewey, III et al. Jun 2012 B2
8214190 Joshi et al. Jul 2012 B2
8217423 Liu et al. Jul 2012 B2
8225255 Ouyang et al. Jul 2012 B2
8227307 Chen et al. Jul 2012 B2
8236661 Dennard et al. Aug 2012 B2
8239803 Kobayashi Aug 2012 B2
8247300 Babcock et al. Aug 2012 B2
8255843 Chen et al. Aug 2012 B2
8258026 Bulucea Sep 2012 B2
8266567 El Yahyaoui et al. Sep 2012 B2
8286180 Foo Oct 2012 B2
8288798 Passlack Oct 2012 B2
8299562 Li et al. Oct 2012 B2
8324059 Guo et al. Dec 2012 B2
20010014495 Yu Aug 2001 A1
20020042184 Nandakumar et al. Apr 2002 A1
20020097405 Kishimura Jul 2002 A1
20030006415 Yokogawa et al. Jan 2003 A1
20030047763 Hieda et al. Mar 2003 A1
20030122203 Nishinohara et al. Jul 2003 A1
20030155570 Leidy Aug 2003 A1
20030173626 Burr Sep 2003 A1
20030183856 Wieczorek et al. Oct 2003 A1
20030215992 Sohn et al. Nov 2003 A1
20040075118 Heinemann et al. Apr 2004 A1
20040075143 Bae et al. Apr 2004 A1
20040084731 Matsuda et al. May 2004 A1
20040087090 Grudowski et al. May 2004 A1
20040126947 Sohn Jul 2004 A1
20040175893 Vatus et al. Sep 2004 A1
20040180488 Lee Sep 2004 A1
20050035433 Park et al. Feb 2005 A1
20050106824 Alberto et al. May 2005 A1
20050116282 Pattanayak et al. Jun 2005 A1
20050250289 Babcock et al. Nov 2005 A1
20050280075 Ema et al. Dec 2005 A1
20060022270 Boyd et al. Feb 2006 A1
20060049464 Rao Mar 2006 A1
20060068555 Zhu et al. Mar 2006 A1
20060068586 Pain Mar 2006 A1
20060071278 Takao Apr 2006 A1
20060091551 Lin et al. May 2006 A1
20060154428 Dokumaci Jul 2006 A1
20060197158 Babcock et al. Sep 2006 A1
20060203581 Joshi et al. Sep 2006 A1
20060220114 Miyashita et al. Oct 2006 A1
20060223248 Venugopal et al. Oct 2006 A1
20060284173 Quevedo-Lopez et al. Dec 2006 A1
20070040222 Van Camp et al. Feb 2007 A1
20070117326 Tan et al. May 2007 A1
20070158790 Rao Jul 2007 A1
20070212861 Chidambarrao et al. Sep 2007 A1
20070238253 Tucker Oct 2007 A1
20080067589 Ito et al. Mar 2008 A1
20080108208 Arevalo et al. May 2008 A1
20080169493 Lee et al. Jul 2008 A1
20080169516 Chung Jul 2008 A1
20080197439 Goerlach et al. Aug 2008 A1
20080227250 Ranade et al. Sep 2008 A1
20080237661 Ranade et al. Oct 2008 A1
20080258198 Bojarczuk et al. Oct 2008 A1
20080272409 Sonkusale et al. Nov 2008 A1
20090035883 Wang et al. Feb 2009 A1
20090057746 Sugll et al. Mar 2009 A1
20090108350 Cai et al. Apr 2009 A1
20090134468 Tsuchiya et al. May 2009 A1
20090224319 Kohli Sep 2009 A1
20090302388 Cai et al. Dec 2009 A1
20090309140 Khamankar et al. Dec 2009 A1
20090311837 Kapoor Dec 2009 A1
20090321849 Miyamura et al. Dec 2009 A1
20100012988 Yang et al. Jan 2010 A1
20100038724 Anderson et al. Feb 2010 A1
20100100856 Mittal Apr 2010 A1
20100148153 Hudait et al. Jun 2010 A1
20100149854 Vora Jun 2010 A1
20100187641 Zhu et al. Jul 2010 A1
20100207182 Paschal Aug 2010 A1
20100270600 Inukai et al. Oct 2010 A1
20110059588 Kang Mar 2011 A1
20110073961 Dennard et al. Mar 2011 A1
20110074498 Thompson et al. Mar 2011 A1
20110079860 Verhulst Apr 2011 A1
20110079861 Shifren et al. Apr 2011 A1
20110095811 Chi et al. Apr 2011 A1
20110147828 Murthy et al. Jun 2011 A1
20110169082 Zhu et al. Jul 2011 A1
20110175170 Wang et al. Jul 2011 A1
20110180880 Chudzik et al. Jul 2011 A1
20110193164 Zhu Aug 2011 A1
20110212590 Wu et al. Sep 2011 A1
20110230039 Mowry et al. Sep 2011 A1
20110242921 Tran et al. Oct 2011 A1
20110248352 Shifren et al. Oct 2011 A1
20110294278 Eguchi et al. Dec 2011 A1
20110309447 Arghavani et al. Dec 2011 A1
20120021594 Gurtej et al. Jan 2012 A1
20120034745 Colombeau et al. Feb 2012 A1
20120056275 Cai et al. Mar 2012 A1
20120065920 Nagumo et al. Mar 2012 A1
20120108050 Chen et al. May 2012 A1
20120132998 Kwon et al. May 2012 A1
20120138953 Cai et al. Jun 2012 A1
20120146155 Hoentschel et al. Jun 2012 A1
20120167025 Gillespie et al. Jun 2012 A1
20120187491 Zhu et al. Jul 2012 A1
20120190177 Kim et al. Jul 2012 A1
20120223363 Kronholz et al. Sep 2012 A1
Foreign Referenced Citations (13)
Number Date Country
0274278 Jul 1988 EP
0312237 Apr 1989 EP
0531621 Mar 1993 EP
0683515 Nov 1995 EP
0889502 Jan 1999 EP
1450394 Aug 2004 EP
59193066 Nov 1984 JP
4186774 Jul 1992 JP
8153873 Jun 1996 JP
8288508 Nov 1996 JP
2004087671 Mar 2004 JP
794094 Jan 2008 KR
WO2011062788 May 2011 WO
Non-Patent Literature Citations (33)
Entry
Komaragiri, R. et al., “Depletion-Free Poly Gate Electrode Architecture for Sub 100 Nanometer CMOS Devices with High-K Gate Dielectrics”, IEEE IEDM Tech Dig., San Francisco CA, 833-836, (Dec. 13-15, 2004).
Samsudin, K et al., “Integrating Intrinsic Parameter Fluctuation Description into BSIMSOI to Forecast sub-15nm UTB SOI based 6T SRAM Operation”, Solid-State Electronics (50), pp. 86-93, 2006.
Wong, H et al., “Nanoscale CMOS”, Proceedings of the IEEE, Vo. 87, No. 4, pp. 537-570, Apr. 1999.
Abiko, H et al., “A Channel Engineering Combined with Channel Epitaxy Optimization and TED Suppression for 0.15μm n-n Gate CMOS Technology”, 1995 Symposium on VLSI Technology Digest of Technical Papers, pp. 23-24, 1995.
Chau, R et al., “A 50nm Depleted-Substrate CMOS Transistor (DST)”, Electron Device Meeting 2001, IEDM Technical Digest, IEEE International, pp. 29.1.1-29.1.4, 2001.
Ducroquet, F et al. “Fully Depleted Silicon-On-Insulator nMOSFETs with Tensile Strained High Carbon Content Si1-yCy, Channel”, ECS 210th Meeting, Abstract 1033, 2006.
Ernst, T et al., “Nano scaled MOSFET Transistors on Strained Si, SiGe, Ge Layers: Some Integration and Electrical Properties Features”, ECS Trans. 2006, vol. 3, Issue 7, pp. 947-961, 2006.
Goesele, U et al., Diffusion Engineering by Carbon in Silicon, Mat. Res. Soc. Symp. vol. 610, 2000.
Hokazono, A et al., “Steep Channel & Halo Profiles Utilizing Boron-Diffusion-Barrier Layers (Si:C) for 32 nm Node and Beyond”, 2008 Symposium on VLSI Technology Digest of Technical Papers, pp. 112-113, 2008.
Hokazono, A et al., “Steep Channel Profiles in n/pMOS Controlled by Boron-Doped Si:C Layers for Continual Bulk-CMOS Scaling”, IEDM09-676 Symposium, pp. 29.1.1-29.1.4, 2009.
Holland, OW and Thomas, DK “A Method to Improve Activation of Implanted Dopants in SiC”, Oak Ridge National Laboratory, Oak Ridge, TN, 2001.
Kotaki, H., et al., “Novel Bulk Dynamic Threshold Voltage MOSFET (B-DTMOS) with Advanced Isolation (SITOS) and Gate to Shallow-Well Contact (SSS-C) Processes for Ultra Low Power Dual Gate CMOS”, IEDM 96, pp. 459-462, 1996.
Lavéant, P. “Incorporation, Diffusion and Agglomeration of Carbon in Silicon”, Solid State Phenomena, vols. 82-84, pp. 189-194, 2002.
Noda, K et al., “A 0.1-μm Delta-Doped MOSFET Fabricated with Post-Low-Energy Implanting Selective Epitaxy” IEEE Transactions on Electron Devices, vol. 45, No. 4, pp. 809-814, Apr. 1998.
Ohguro, T et al., “An 0.18-μm CMOS for Mixed Digital and Analog Aplications with Zero-Volt-Vth Epitaxial-Channel MOSFET's”, IEEE Transactions on Electron Devices, vol. 46, No. 7, pp. 1378-1383, Jul. 1999.
Pinacho, R et al., “Carbon in Silicon: Modeling of Diffusion and Clustering Mechanisms”, Journal of Applied Physics, vol. 92, No. 3, pp. 1582-1588, Aug. 2002.
Robertson, LS et al., “The Effect of Impurities on Diffusion and Activation of Ion Implanted Boron in Silicon”, Mat. Res. Soc. Symp. vol. 610, 2000.
Scholz, R et al., “Carbon-Induced Undersaturation of Silicon Self-Interstitials”, Appl. Phys. Lett. 72(2), pp. 200-202, Jan. 1998.
Scholz, RF et al., “The Contribution of Vacancies to Carbon Out-Diffusion in Silicon”, Appl. Phys. Lett., vol. 74, No. 3, pp. 392-394, Jan. 1999.
Stolk, PA et al., “Physical Mechanisms of Transient Enhanced Dopant Diffusion in Ion-Implanted Silicon”, J. Appl. Phys. 81(9), pp. 6031-6050, May 1997.
Thompson, S et al., “MOS Scaling: Transistor Challenges for the 21st Century”, Intel Technology Journal Q3' 1998, pp. 1-19, 1998.
Wann, C. et al., “Channel Profile Optimization and Device Design for Low-Power High-Performance Dynamic-Threshold MOSFET”, IEDM 96, pp. 113-116, 1996.
Werner, P et al., “Carbon Diffusion in Silicon”, Applied Physics Letters, vol. 73, No. 17, pp. 2465-2467, Oct. 1998.
Yan, Ran-Hong et al., “Scaling the Si MOSFET: From Bulk to SOI to Bulk”, IEEE Transactions on Electron Devices, vol. 39, No. 7, Jul. 1992.
Banerjee, et al. “Compensating Non-Optical Effects using Electrically-Driven Optical Proximity Correction”, Proc. of SPIE vol. 7275 7275OE, 2009.
Cheng, et al. “Extremely Thin SOI (ETSOI) CMOS with Record Low Variability for Low Power System-on-Chip Applications”, Electron Devices Meeting (IEDM), Dec. 2009.
Cheng, et al. “Fully Depleted Extremely Thin SOI Technology Fabricated by a Novel Integration Scheme Feturing Implant-Free, Zero-Silicon-Loss, and Faceted Raised Source/Drain”, Symposium on VLSI Technology Digest of Technical Papers, pp. 212-213, 2009.
Drennan, et al. “Implications of Proximity Effects for Analog Design”, Custom Integrated Circuits Conference, pp. 169-176, Sep. 2006.
Hook, et al. “Lateral Ion Implant Straggle and Mask Proximity Effect”, IEEE Transactions on Electron Devices, vol. 50, No. 9, pp. 1946-1951, Sep. 2003.
Hori, et al., “A 0.1 μm CMOS with a Step Channel Profile Formed by Ultra High Vacuum CVD and In-Situ Doped Ions”, Proceedsing of the International Electron Devices Meeting, New York, IEEE, US, pp. 909-911, Dec. 5, 1993.
Matshuashi, et al. “High-Performance Double-Layer Epitaxial-Channel PMOSFET Compatible with a Single Gate CMOSFET”, Symposium on VLSI Technology Digest of Technical Papers, pp. 36-37, 1996.
Shao, et al., “Boron Diffusion in Silicon: The Anomalies and Control by Point Defect Engineering”, Materials Science and Engineering R: Reports, vol. 42, No. 3-4, pp. 65-114, Nov, 1, 2003, Nov. 2012.
Sheu, et al. “Modeling the Well-Edge Proximity Effect in Highly Scaled MOSFETs”, IEEE Transactions on Electron Devices, vol. 53, No. 11, pp. 2792-2798, Nov. 2006.
Provisional Applications (1)
Number Date Country
61484785 May 2011 US