Hiruta et al; "+BT instability in P.sup.+ gate Mos shruehwz" 1987, IEEE, pp. 578-581. |
Mukherjee; "Introduction to n-mos and Cmos VLSI Systems Design"; 1986; pp. 341-345. |
"Design Tradeoffs Between Surface and Buried-Channel FETS's", Hu et al., IEEE Transactions on Electron Devices, vol. ED-32, No. 3, Mar. 1985, pp. 584-588. |
"A Fine-Line CMOS Technology That Uses P.sup.+ Polysilicon-Silicide Gates For NMOS and PMOS Devices", Parrillo et al., 1984 IEDM, pp. 418-422. |
"The Impact of Gate-Induced Drain Leakage Current of MOSFET Scaling", Chan et al., 1987 IEEE, pp. 718-721. |
"Dopant Redistribution in Dual Gate W-Polycide CMOS And Its Improvement By RTA", Hayashida et al., pp. 29-30. |
"+BT Instability in P.sup.+ Poly Gate MOS Structure", Hiruta et al., 1987 IEEE, pp. 578-581. |
"Doping of N.sup.+ and P.sup.+ Polysilicon In A Dual-Gate CMOS Process", Wong et al., 1988 IEEE, pp. 238-241. |
"Enhanced Boron Diffusion Through Thin Silicon Dioxide in a Wet Oxygen Atmosphere", Sato et al., J. Electrochem. Soc., vol. 136, No. 6, Jun. 1989, pp. 1777-1781. |
"Effects of Depleted Poly-Si Gate on MOSFET Performance", Iwase et al., Extended Abstracts of the 22nd (1990 International Conference on Solid State Devices and Materials), Sendai, 1990, pp. 271-274. |
"Hot Carrier Relief of Metal Oxide Semiconductor Field Effect Transistor by Using Work-Function Engineering", Schwalke et al., Japanese Journal of Applied Physics, vol. 29, No. 12, Dec. 1990, pp. 2286-2288. |