Number | Name | Date | Kind |
---|---|---|---|
5795682 | Garza | Aug 1998 |
Entry |
---|
Hedenstierna et al "The Halo Algorithm--An Alogorithm for Hierarchical Design of Rule Checking of VLSI Circuits," IEEE, pp. 265-272, Feb. 1992. |
Hedenstierna et al "A Parallel Hierarchical Design Rule Checker," IEEE, pp. 142-146, 1992. |
Onozawa et al "Performance Driven Spacing Algorithms Using Attractive and Repulsive Constraints for Submicron LSI's," IEEE, pp. 707-719, Jun. 1995. |
Mentor Graphics Technology Files Manual, Software Version 5.2.sub.-- 1;Dec. 1991; pp. 2-29, 2-30 (Part No. 041869). |