Patent Grant
8143122
1. Field of the Invention
The present invention relates to a nonvolatile semiconductor memory and a method of manufacturing the same.
2. Description of the Related Art
As nonvolatile semiconductor memory, widely used are NAND or NOR flash memories formed of memory cell transistors having a stacked gate structure, in which a floating gate electrode and a control gate electrode are stacked.
In recent years, there is an increasing demand for LSIs including different functions and called System On Chip, in which these flash memories and logic circuits and the like are combined on a single chip.
In incorporating flash memories in LSIs, it is required to shorten the write/erase time of flash memories for high-speed operation of LSIs.
As one solution thereof, it is considered to improve the coupling ratio of memory cell transistors.
A nonvolatile semiconductor memory of an aspect of the present invention comprises a first and a second diffusion layer regions, a floating gate electrode disposed, with a gate insulating film interposed therebetween, on a channel region between the first and second diffusion layer regions, and a control gate electrode disposed on the floating gate electrode with an interelectrode insulating film interposed therebetween, the control gate electrode serving as a word line. The interelectrode insulating film covers whole side portions of the floating gate electrode, the control gate electrode covers the side portions of the floating gate electrode. The side portions are located in a direction different from a direction in which the word line extends.
A method of manufacturing a nonvolatile semiconductor memory of an aspect of the present invention comprises forming a pattern of a floating gate electrode, forming an interelectrode insulating film covering a surface of the floating gate electrode, forming an underlayer on the interelectrode insulating film, the underlayer having a bulging portion above the floating gate electrode, forming a first mask layer on the underlayer, flattening the bulging portion, forming a pattern of the first mask layer in a self-alignment manner, the pattern of the first mask layer having a first opening above the floating gate electrode, forming a second opening by etching the underlayer, with the first mask layer used as a mask, until the interelectrode insulating film is exposed, forming a conductive film on the interelectrode insulating film exposed in the second opening, the conductive film having a depressed portion above the floating gate electrode, forming a second mask layer on the conductive film, forming a pattern of the second mask layer in the depressed portion in a self-alignment manner, by etching the second mask layer, and forming a control gate electrode by etching the conductive film, with the second mask layer used as a mask.
A method of manufacturing a nonvolatile semiconductor memory of an aspect of the present invention comprises forming a pattern of a floating gate electrode, forming an interelectrode insulating film covering a surface of the floating gate electrode, forming a conductive film on the interelectrode insulating film, forming an underlayer on the conductive film, the underlayer having a bulging portion above the floating gate electrode, forming a first mask layer on the underlayer, flattening the bulging portion, and forming a pattern of the first mask layer in a self-alignment manner, the pattern of the first mask layer having a first opening above the floating gate electrode, forming a second opening by etching the underlayer, with the first mask layer used as a mask, until the conductive film is exposed, forming a second mask layer on the conductive film exposed in the second opening, forming a pattern of the second mask layer in the second opening in a self-alignment manner, by etching the second mask layer, and forming a control gate electrode by etching the underlayer and the conductive film, with the second mask layer used as a mask.
A method of manufacturing a nonvolatile semiconductor memory of an aspect of the present invention comprises forming a stacked gate electrode of a memory cell transistor, forming a conductive film covering the stacked gate electrode of the memory cell transistor, forming a mask layer on the conductive film, forming a pattern of the mask layer in a self-alignment manner by etching the mask layer, the pattern of the mask layer being adjacent to the conductive film located on side portions of the stacked gate electrode of the memory cell transistor, and forming a gate electrode of a select transistor by etching the conductive film with the mask layer used as a mask.
A mode for carrying out embodiments of the present invention is described in detail with reference to drawings.
A nonvolatile semiconductor memory according to the present invention has a feature that side portions of a floating gate electrode, located in a direction different from an extending direction of a control gate electrode (word line), that is, in an extending direction of a bit line are covered with the control gate electrode.
A direction parallel to a channel length of a memory cell transistor is defined as “channel length direction”, and a direction parallel to a channel width is defined as “channel width direction”.
In this case, the control gate electrode of a memory cell transistor extends in the channel width direction, and covers side portions the floating gate electrode, which are located in the channel length direction.
Further, if an interelectrode insulating film between the floating gate electrode and the control gate electrode adopts a structure of covering the whole side portions of the floating gate electrode located in the extending direction of the bit lines, the control gate electrode covers side portions of the floating gate electrode, which are located in the extending direction of the bit line to the maximum extent, and thus the coupling ratio of the memory cell transistor is greatly improved.
Further, according to the present invention, there is provided a method of making the nonvolatile semiconductor memory by a self-alignment method. This method secures sufficient alignment accuracy even in fine memory transistors, and improves manufacturing yield.
Next, some preferred embodiments are explained below.
The definitions of the channel length direction and the channel width direction of memory cell transistors are as explained in the above section “Outline”.
A structure of a memory cell transistor is explained with reference to
In this example, explained is a memory cell transistor, the channel length direction of which is an extending direction of bit lines, and the channel width direction of which is an extending direction of the control gate electrode (word line).
A floating gate electrode 3 of the memory cell transistor is formed on a gate insulating film (tunnel insulating film) 2 on a surface of a semiconductor substrate 1. An upper portion of the floating gate electrode 3 and the whole side portions of the floating gate electrode 3, which are located in the channel length direction parallel to the channel length A are covered with an interelectrode insulating film 5. Further, an upper portion and side portions located in the channel length direction of the interelectrode insulating film 5 are covered with a control gate electrode 6. The interelectrode insulating film 5 is in contact with the gate insulating film 2. Further, shallow diffusion layer regions (LDD regions) 4 and deep diffusion layer regions (source/drain regions) 7 are formed in the surface of the semiconductor substrate 1.
This structure is realized by separately processing the floating gate electrode 3 and the control gate electrode 6. This is because the floating gate electrode 3 and the control gate electrode 6 are generally processed simultaneously, and side portions of the floating gate electrode 3 located in a direction different from an extending direction of the control gate electrode 6, that is, in the channel length direction cannot be covered with the control gate electrode 6. However, forming the floating gate electrode 3 and the control gate electrode 6 separately complicates the process and increases the manufacturing cost. Therefore, in the embodiment, the above structure is manufactured by a self-alignment method to solve the problem.
As described above, according to the structure of the embodiment, an overlap area of the control gate electrode 6 is secured also for side portions of the floating gate electrode 3, which are located in the channel length direction and thus the coupling ratio is improved.
Further, as shown in
Furthermore, as shown in
The following is explanation of a manufacturing method of the memory cell transistor according to the embodiment of the present invention having the above structure.
(i) First Manufacturing Method
A first manufacturing method of the memory cell transistor illustrated in
First, as shown in
Next, a resist is applied onto the polycrystalline silicon film 3A, and subjected to patterning to obtain a floating gate electrode having a desired channel length. Thereby, a mask pattern by the resist 9 shown in
Next, with the resist 9 used as a mask, the polycrystalline silicon film 3A is etched by using, for example, RIE (Reactive Ion Etching). Then, the resist 9 is removed and thereby, as shown in
Thereafter, as shown in
Next, as shown in
Thereafter, the silicon oxide film 11 and the polycrystalline silicon layer 10 are flattened by, for example, CMP (Chemical Mechanical Polishing) to remove the bulging portion. Thereby, as shown in
Next, when the polycrystalline silicon layer 10 is etched by RIE or the like with the silicon oxide film 11 used as a mask, an opening is formed in the polycrystalline silicon layer 10 as shown in
Then, as shown in
Thereafter, the silicon nitride film 12 is etched, and thereby a mask formed of the etched silicon nitride film 12 is formed in a self-alignment manner in the depressed portion of the polycrystalline silicon film 6A above the floating gate electrode 3, as shown in
Then, with the silicon nitride film 12 used as a mask, the polycrystalline silicon film 6A, the silicon oxide film 11, the polycrystalline silicon layer 10, the interelectrode insulating film 5, and the gate insulating film 2 are sequentially etched by RIE or the like, and thereby a control gate electrode 6 is formed in a self-alignment manner as shown in
Next, as shown in
The memory cell transistor manufactured by the above process secures the overlap area of the control gate electrode 6 with the upper portion and side portions located in the channel length direction of the floating gate electrode 3, and thus increases the coupling capacity between the floating gate electrode 3 and the control gate electrode 6. Accordingly, the coupling ratio is improved.
Therefore, the memory cell transistor prepared in the embodiment of the present invention shortens the write/erase time.
Further, according to the manufacturing process of the embodiment, the memory cell transistor having the above structure and property is easily manufactured by a self-alignment manner, and thus the manufacturing yield is improved and the manufacturing cost is reduced.
(ii) Second Manufacturing Method
A second manufacturing method of the memory cell transistor shown in
First, as shown in
Next, a resist is applied onto the polycrystalline silicon film 3A, and subjected to patterning to obtain a floating gate electrode having a desired channel length. Thereby, a mask pattern composed of the resist 13 shown in
Next, with the resist 13 used as a mask, the polycrystalline silicon film 3A is etched by using, for example, RIE, and the resist 13 is removed. Thereby, as shown in
Thereafter, as shown in
Next, as shown in
Thereafter, as shown in
Thereafter, the silicon nitride film 15 and the silicon oxide layer 14 are flattened by, for example, CMP to remove the bulging portion. Thereby, as shown in
Next, the silicon oxide layer 14 is etched by RIE or the like with the silicon nitride film 15 used as a mask, and thereby an opening is formed in the silicon oxide layer 14 as shown in
Further, as shown in
Thereafter, the silicon nitride films 15 and 16 are removed by CMP, and thereby a mask formed of the silicon nitride film 16 remains in a self-alignment manner in the opening portion of the silicon oxide layer 14 above the floating gate electrode 3, as shown in
Then, with the silicon nitride film 16 used as a mask, the silicon oxide film 14, the polycrystalline silicon film 6A, the interelectrode insulating film 5, and the gate insulating film 2 are sequentially etched by RIE or the like, and thereby a control gate electrode 6 is formed in a self-alignment manner as shown in
Next, as shown in
The memory cell transistor manufactured by the above process secures the overlap area of the control gate electrode 6 with the upper portion and side portions, located in the channel length direction, of the floating gate electrode 3, and thus increases the coupling capacity between the floating gate electrode 3 and the control gate electrode 6. Accordingly, the coupling ratio is improved.
Therefore, the memory cell transistor prepared in the embodiment of the present invention shortens the write/erase time.
Further, according to the manufacturing process of the embodiment, the memory cell transistor having the above structure and property is easily manufactured by a self-alignment manner, and thus the manufacturing yield is improved and the manufacturing cost is reduced.
Explained is the case where a memory cell transistor according to the embodiment of the present invention is applied to a NAND flash memory.
(i) Structure
In the memory cell unit, 8 memory cell transistors MT1 to MT8 according to the embodiment of the present invention are connected in series, and select transistors ST1 and ST2 are connected to respective ends of the unit.
A bit line BL is connected to a source/drain region of the select transistor ST1, and a source line SL is connected to a source/drain region of the select transistor ST2.
In the embodiment, explained is a memory cell unit using 8 memory cell transistors. However, the present invention is not limited by the number of memory cell transistors connected in series.
A surface region of a semiconductor substrate 110 is formed of, for example, device isolation insulating layers STI having an STI (Shallow Trench Isolation) structure, and active regions (device region) AA surrounded thereby.
The memory cell transistors MT1 to MT8 are formed in the active regions (device regions) AA on the semiconductor substrate 110. The transistors have gate structures in which upper portions and side portions, which are located in the channel length direction, of floating gate electrodes 131 to 138 formed on the gate insulating film 120A are covered with control gate electrodes 161 to 168, respectively, with interelectrode insulating films 151 to 158 interposed therebetween.
The select transistors ST1 and ST2 are formed on the respective ends of the unit of the memory cell transistors MT1 to MT8. Gate structures of the select transistors ST1 and ST2 are formed of gate electrodes 181 and 182 on a gate insulating film 120B, respectively.
Adjacent two transistors in the above transistors have a shallow diffusion layer region (LDD region) 140 and a deep diffusion layer region (source/drain region) 170 in common. Further, an interlayer insulating film 190 is formed to cover the whole surface of the semiconductor substrate 110, and embedded in spaces between the adjacent transistors.
The bit line BL is formed on the interlayer insulating film 190, and connected to the diffusion layer region of the select transistor ST1 via a bit line contact portion BC.
(ii) Manufacturing Method
A method of manufacturing the NAND flash memory in the applied example, with reference to
First, as shown in
Next, as shown in
Next, a silicon oxide film is deposited on the whole surface of the polycrystalline silicon film 180 by CVD or the like, and then etched back. Thereby, as shown in
Thereafter, the polycrystalline silicon film 180 and the gate insulating film 120B are etched, with the silicon oxide film 210 used as a mask. Thereby, as shown in
Next, the silicon oxide film 210 is removed, and thereby a structure shown in
Then, ion implantation is performed with respect to the whole surface of the semiconductor substrate 110, and the silicon nitride films 201 to 208 are removed. Thereby, as shown in
Next, as shown in
(iii) Conclusion
As described above, the memory cell transistor according to the embodiment of the present invention is applicable to a NAND flash memory.
Further, by using the above manufacturing method, a NAND flash memory to which the memory cell transistor of the present invention is applied is manufactured by a self-alignment manner, and thereby the manufacturing yield is improved.
Explained below is the case where the memory cell transistor according to the embodiment of the present invention is applied to a two-transistor flash memory.
(i) Structure
A two-transistor flash memory is formed of one memory cell transistor and one select transistor.
When two-transistor flash memories are connected in series, two two-transistor flash memories are connected to be symmetrical. Specifically, two memory cell transistors MT1 and MT2 are connected in series, and select transistors ST1 and ST2 are connected to outer ends of the memory cell transistors MT1 and MT2, respectively.
A bit line BL is connected between the memory cell transistors MT1 and MT2, and source lines SL are connected to the select transistors ST1 and ST2.
The surface region of a semiconductor substrate 110 is formed of device isolation insulating layers STI having an STI structure, and active regions (device regions) AA surrounded by the device isolation insulating layers STI.
The memory cell transistors MT1 and MT2 are formed in the active regions (device regions) AA on the semiconductor substrate 110. The memory cell transistors MT1 and MT2 have gate structures in which upper portions and side portions located in the channel length direction of floating gate electrodes 131 and 132 formed on a gate insulating film (tunnel insulating film) 120A are covered with control gate electrodes 161 and 162, respectively, with interelectrode insulating films 151 and 152.
The select transistors ST1 and ST2 are formed outside the memory cell transistors MT1 and MT2, respectively. The gate structures of the select transistors ST1 and ST2 are formed of gate electrodes 181 and 182 on the gate insulating film 120B, respectively.
Adjacent two transistors in the transistors have a shallow diffusion layer region (LDD region) 140 and a deep diffusion layer region (source/drain region) 170 in common. Further, an interlayer insulating film 190 is formed to cover the whole surface of the semiconductor substrate 100, and embedded in spaces between the adjacent transistors.
The bit line BL is formed on the interlayer insulating film 190, and connected to the diffusion layer region shared by the memory cell transistors MT1 and MT2 through a bit line contact portion BC.
(ii) Manufacturing Method
A manufacturing method of the two-transistor flash memory in this applied example is explained below, with reference to
First, as shown in
Next, as shown in
Next, a silicon oxide film is deposited on the whole surface of the polycrystalline silicon film 180 by CVD or the like, and then etched back. Thereby, as shown in
Thereafter, the polycrystalline silicon film 180 and the gate insulating film 120B are etched, with the silicon oxide film 210 used as a mask. Thereby, as shown in
Next, the silicon oxide film 210 is removed, and thereby a structure shown in
Then, a resist is applied onto the whole surface of the semiconductor substrate 110, and subjected to patterning to expose the polycrystalline silicon film 183 located between the two memory cell transistors. Then, the polycrystalline silicon film 183 is removed by etching. Thereby, as shown in
Then, the resist 220 is removed, and thereby gate electrodes of the select transistors formed of the polycrystalline silicon films 181 and 182 are obtained in a form of being adjacent to the memory cell transistors.
Then, ion implantation is performed with respect to the whole surface of the semiconductor substrate 110, and the silicon nitride films 201 and 202 are removed. Thereby, as shown in
Next, as shown in
(iii) Conclusion
As described above, the memory cell transistor according to the embodiment of the present invention is applicable to a two-transistor flash memory.
Further, by using the above manufacturing method, a two-transistor flash memory to which the memory cell transistor of the present invention is applied is manufactured by a self-alignment manner, and thereby the manufacturing yield is improved.
According to the present invention, the coupling ratio of the memory cell transistor is improved, and thereby the write/erase time is shortened.
Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.
| Number | Date | Country | Kind |
|---|---|---|---|
| 2005-376518 | Dec 2005 | JP | national |
This application is a continuation of U.S. application Ser. No. 11/616,167, filed Dec. 26, 2006, and is based upon and claims the benefit of priority from prior Japanese Patent Application No. 2005-376518, filed Dec. 27, 2005, the entire contents of each of which are incorporated herein by reference.
| Number | Name | Date | Kind |
|---|---|---|---|
| 5173436 | Gill et al. | Dec 1992 | A |
| 5329487 | Gupta et al. | Jul 1994 | A |
| 5595920 | Miyawaki et al. | Jan 1997 | A |
| 6555434 | Koh | Apr 2003 | B2 |
| 6818505 | Tsuji | Nov 2004 | B2 |
| 7948038 | Yaegashi et al. | May 2011 | B2 |
| 20010005330 | Choi | Jun 2001 | A1 |
| 20020008278 | Mori | Jan 2002 | A1 |
| 20050062096 | Sasago et al. | Mar 2005 | A1 |
| 20050285180 | Mitani et al. | Dec 2005 | A1 |
| 20060051926 | Jeong et al. | Mar 2006 | A1 |
| 20060140028 | Mizushima et al. | Jun 2006 | A1 |
| 20080073690 | Baek et al. | Mar 2008 | A1 |
| 20080121970 | Aritome | May 2008 | A1 |
| 20080303079 | Cho et al. | Dec 2008 | A1 |
| 20090309151 | Sandhu et al. | Dec 2009 | A1 |
| 20110220982 | Yaegashi et al. | Sep 2011 | A1 |
| Number | Date | Country |
|---|---|---|
| 2000-195972 | Jul 2000 | JP |
| 2003-501838 | Jan 2003 | JP |
| 2003-229499 | Aug 2003 | JP |
| Number | Date | Country | |
|---|---|---|---|
| 20100227468 A1 | Sep 2010 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 11616167 | Dec 2006 | US |
| Child | 12781554 | US |
