IEEE Journal of SSC, vol. SC-20, No. 5, Oct. 1985, "A 256K CMOS SRAM with Variable Impedance Data-Line Loads" by Yamamoto et al. |
Japanese Patent Disclosure (Kokai) No. 62-114273 to N. Ando et al., May 26, 1987. |
Japanese Patent Disclosure (Kokai) No. 62-146497 to N. Orita, Jun. 30, 1987. |
Patent Abstracts of Japan, vol. 7, No. 134 (P-203) [1279], Jun. 11, 1983, and JP-A-58 50 700 (Hitachi Seisakusho K.K.), Mar. 25, 1983. |
Patent Abstracts of Japan, vol. 11, No. 236 (P-601) [2683], and JP-A-62 47 899 (Hitachi Ltd.), Mar. 2, 1987. |
Patent Abstracts of Japan, vol. 5, No. 9 (P-45) [681], Jan. 21, 1981, and JP-A-55 139 690 (Nippon Denshin Denwa Kosha), Oct. 31, 1980. |