This disclosure relates generally to the field of semiconductor chip reliability monitoring.
Semiconductor chips are used in a wide variety of industries and applications, such as military equipment or satellites, under diverse operating conditions. The circuitry comprising a semiconductor chip degrades over the lifetime of the semiconductor chip, ultimately resulting in chip failure. Circuit degradation in a semiconductor chip is influenced by the operating conditions of the chip, including voltage bias, current density, and temperature. Circuit degradation may be accelerated by defective chips or abnormal operating conditions, such as power surges or unexpected temperature shifts. Chip failure may cause catastrophic failure of a larger system incorporating the chip. Reliability monitoring of semiconductor chips may prevent unforeseen chip failure, allowing a potentially failing chip to be made redundant or flagged for replacement or repair before catastrophic failure occurs.
An exemplary embodiment of an accelerated failure indicator embedded on a semiconductor chip includes an insulating region; a circuit located inside the insulating region; a heating element located inside the insulating region, the heating element configured to heat the circuit to a temperature higher than an operating temperature of the semiconductor chip; and a reliability monitor configured to monitor the circuit for degradation, and further configured to trigger an alarm in the event that the degradation of the circuit exceeds a predetermined threshold.
An exemplary embodiment of a method of operating an accelerated failure indicator embedded on a semiconductor chip includes determining an operating temperature of the semiconductor chip; heating a circuit located inside an insulating region of the accelerated failure indicator to a temperature higher than the determined operating temperature; monitoring the circuit for degradation; and triggering an alarm in the event that the degradation of the circuit exceeds a predetermined threshold.
An exemplary embodiment of an electronics package comprising a semiconductor chip comprising an accelerated failure indicator includes a heat spreader, the heat spreader being connected to the semiconductor chip via a heat conducting compound; and a gap in the heat conducting compound located in an area corresponding to a location of the accelerated failure indicator on the semiconductor chip, wherein the accelerated failure indicator comprises: an insulating region; a circuit located inside the insulating region; a heating element located inside the insulating region, the heating element configured to heat the circuit to a temperature higher than an operating temperature of the semiconductor chip; and a reliability monitor configured to monitor the circuit for degradation, and further configured to trigger an alarm in the event that the degradation of the circuit exceeds a predetermined threshold.
Additional features are realized through the techniques of the present exemplary embodiment. Other embodiments are described in detail herein and are considered a part of what is claimed. For a better understanding of the features of the exemplary embodiment, refer to the description and to the drawings.
Referring now to the drawings wherein like elements are numbered alike in the several FIGURES:
Embodiments of systems and methods for an on-chip accelerated failure indicator (AFI) are provided, with exemplary embodiments being discussed below in detail. The AFI may be embedded in the semiconductor chip, and may act as a reliability monitor for the chip. Applying a stress condition comprising an elevated temperature to a circuit located in the AFI accelerates degradation of the AFI circuit, allowing for determination of a worst-case scenario for chip failure based on the degradation of the AFI circuit, and preventing catastrophic failure of a larger system incorporating the chip.
Circuit 103 may comprise any appropriate circuit components, including but not limited to metal interconnects or MOSFET devices; the circuit components that comprise circuit 103 may mimic any critical or power-hungry devices in the semiconductor chip. The bias condition of the components of circuit 103 may be identical to the bias condition of components in the semiconductor chip, so an extra power supply is not needed. Various characteristics of circuit 103 may be monitored by reliability monitor 102 to determine degradation in circuit 103. Characteristics of circuit 103 that may be monitored by reliability monitor 102 to determine degradation include but are not limited to electromigration (EM) or resistance of metal interconnects, leakage current, or threshold voltage or bias-temperature-instability (BTI) of MOSFET devices. Degradation may occur at a higher rate in circuit 103 than in the semiconductor chip due to the elevated temperature inside thermal isolation region 106. An alarm may be triggered by reliability monitor 102 when the degradation of circuit 103 exceeds a predetermined threshold, so as to enable redundancy or flag the semiconductor chip for repair or replacement.
In an exemplary embodiment of an AFI, a 5° C. heat increase over the operating temperature of the semiconductor chip (from 100° C. to 105° C.) inside the thermally isolated region of an AFI may produce an acceleration factor of about 1.5 in electromigration of copper interconnects, and an acceleration factor of about 1.3 in electromigration of aluminum interconnects. Negative bias temperature instability (NBTI) in PMOSFET devices may be accelerated by an acceleration factor of about 1.1. Higher degradation acceleration may be obtained by raising the heat increase inside the AFI.
The technical effects and benefits of exemplary embodiments include prevention of catastrophic failure of electrical systems comprising semiconductor chips.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an”, and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.
Number | Name | Date | Kind |
---|---|---|---|
4093907 | Nutz | Jun 1978 | A |
4127859 | Nelson | Nov 1978 | A |
4130787 | Allaire et al. | Dec 1978 | A |
4254705 | Ishikawa et al. | Mar 1981 | A |
4497998 | West | Feb 1985 | A |
4683483 | Burnham et al. | Jul 1987 | A |
4730160 | Cusack et al. | Mar 1988 | A |
4843445 | Stemme | Jun 1989 | A |
4899180 | Elhatem et al. | Feb 1990 | A |
5163063 | Yoshikawa et al. | Nov 1992 | A |
5233161 | Farwell et al. | Aug 1993 | A |
5294776 | Furuyama | Mar 1994 | A |
5369245 | Pickering | Nov 1994 | A |
5818097 | Rohlfing et al. | Oct 1998 | A |
5883009 | Villa et al. | Mar 1999 | A |
5898706 | Dufresne et al. | Apr 1999 | A |
6028331 | Mastromatteo et al. | Feb 2000 | A |
6046433 | Gross et al. | Apr 2000 | A |
6081280 | Bolash et al. | Jun 2000 | A |
6326229 | Mastromatteo et al. | Dec 2001 | B1 |
6357131 | Cheng et al. | Mar 2002 | B1 |
6486450 | Quinlan et al. | Nov 2002 | B1 |
6602729 | Lin | Aug 2003 | B2 |
6684353 | Parker et al. | Jan 2004 | B1 |
6700910 | Aoki et al. | Mar 2004 | B1 |
6795453 | Pezeshki et al. | Sep 2004 | B2 |
6861860 | Maggi et al. | Mar 2005 | B2 |
7098054 | Filippi et al. | Aug 2006 | B2 |
7117119 | Van Dyk et al. | Oct 2006 | B2 |
7133727 | Van Dyk et al. | Nov 2006 | B2 |
7159100 | van Hook et al. | Jan 2007 | B2 |
7181484 | Stribaek et al. | Feb 2007 | B2 |
7197625 | van Hook et al. | Mar 2007 | B1 |
7225212 | Stribaek et al. | May 2007 | B2 |
7287177 | Bonaccio et al. | Oct 2007 | B2 |
7400292 | DiLellio | Jul 2008 | B2 |
7484823 | Barkley et al. | Feb 2009 | B2 |
7705619 | Kato et al. | Apr 2010 | B2 |
20050270049 | Kishishita | Dec 2005 | A1 |
20090106712 | Bickford et al. | Apr 2009 | A1 |
Number | Date | Country | |
---|---|---|---|
20110102005 A1 | May 2011 | US |